rusefi
/
rusefi-hardware
mirror of https://github.com/rusefi/rusefi-hardware.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

Removed non-Sent-box defines

This commit is contained in:
AlexRMach 2022-07-17 11:17:42 +03:00
parent beef4de04a
commit 027026ed6b
3 changed files with 14 additions and 37 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

3
.idea/.gitignore vendored Normal file
View File

@ -0,0 +1,3 @@
# Default ignored files
/shelf/
/workspace.xml

9
.idea/rusefi-hardware.iml Normal file
View File

@ -0,0 +1,9 @@
<?xml version="1.0" encoding="UTF-8"?>
<module type="JAVA_MODULE" version="4">
<component name="NewModuleRootManager" inherit-compiler-output="true">
<exclude-output />
<content url="file://$MODULE_DIR$" />
<orderEntry type="inheritedJdk" />
<orderEntry type="sourceFolder" forTests="false" />
</component>
</module>

39
SENT-box/firmware/io/io_pins.h
View File

@ -4,8 +4,8 @@
#define LED_BLUE_PIN 13 #define LED_BLUE_PIN 13
#define LL_LED_BLUE_PIN LL_GPIO_PIN_13 #define LL_LED_BLUE_PIN LL_GPIO_PIN_13
#define LED_GREEN_PORT GPIOA //#define LED_GREEN_PORT GPIOA
#define LED_GREEN_PIN 8 //#define LED_GREEN_PIN 8
// Communication - UART // Communication - UART
#define UART_GPIO_PORT GPIOA #define UART_GPIO_PORT GPIOA
@ -16,38 +16,3 @@
#define CAN_GPIO_PORT GPIOA #define CAN_GPIO_PORT GPIOA
#define LL_CAN_TX_PIN LL_GPIO_PIN_12 #define LL_CAN_TX_PIN LL_GPIO_PIN_12
#define LL_CAN_RX_PIN LL_GPIO_PIN_11 #define LL_CAN_RX_PIN LL_GPIO_PIN_11
// LSU 4.2 - 6.8K
#define NERNST_42_ESR_DRIVER_PORT GPIOB
#define NERNST_42_ESR_DRIVER_PIN 12
// LSU 4.9 - 22K
#define NERNST_ESR_DRIVER_PORT GPIOB
#define NERNST_ESR_DRIVER_PIN 11
// LSU ADV - 47K
#define NERNST_ADV_ESR_DRIVER_PORT GPIOB
#define NERNST_ADV_ESR_DRIVER_PIN 10
// PB6 TIM4_CH1
#define HEATER_PWM_DEVICE PWMD4
#define HEATER_PWM_CHANNEL_0 0
// PA1 TIM2_CH2
#define PUMP_DAC_PWM_DEVICE PWMD2
#define PUMP_DAC_PWM_CHANNEL_0 1
// TIM1 - DAC for AUX outputs
#define AUXOUT_DAC_PWM_DEVICE PWMD1
// PB14 - TIM1_CH2N
#define AUXOUT_DAC_PWM_CHANNEL_0 1
// PB15 - TIM1_CH3N
#define AUXOUT_DAC_PWM_CHANNEL_1 2
#if 0
#define ID_SEL1_PORT GPIOC
#define ID_SEL1_PIN 13
#define ID_SEL2_PORT GPIOC
#define ID_SEL2_PIN 14
#endif