Application note

Document information

Information	Content
Keywords	MC33816, PT2001, injector, fuel pump, automotive
Abstract	Example of a four cylinder internal combustion engine (ICE) injector drive.



1 Introduction

This typical application covers an example of a four cylinder internal combustion engine (ICE) injector drive. A boost converter managed by the MC33816/PT2001 provides the high voltage.

This application covers both MC33816 and PT2001 devices. Reuse similar code and registers for both devices. HW and SW are 100 % compatible.

2 Overview

This overview presents a typical hardware topology and related software example to drive four injectors managed in two banks, a single low-pressure pump drive, and a variable frequency modulation (VFM) DC-to-DC converter.

A battery voltage between 9.0 V and 16 V supplies the MC33816. A battery voltage between 5 V and 24 V supplies the PT2001. Consider a protection circuitry against overvoltage and reverse battery on the V_{BAT} supply line.

To supply internally the I/O buffers, supply an external 5.0 V to the VCC5 pin and the VCCIO pin.

In this example, generate the V_{CCP} voltage internally to enable the drivers.

To manage a VFM, define the boost converter topology. A pi filter prevents circuitry disturbance propagation from the boost regulation area to battery line.

The two banks can manage two injectors each. In this configuration, injection overlaps are not possible inside a bank. The diodes D12, D13, D14, and D15 are required to allow current recirculation when the respective low-side metal-oxide-semiconductor field-effect transistors (MOSFETs) are switched off. The diodes D10_2 and D11_2 provide a current recirculation path to ground when the respective high-side MOSFET is off.

3 Application schematic



4 Application instructions

This topology can be used on the evaluation board KIT33816FRDMEVM or KITPT2001FRDMEVM. Register settings and microcode downloads can be achieved by using the KL25Z embedded on the KIT33816FRDMEVM or KITPT2001FRDMEVM.

This topology allows managing two banks of two cylinders. Injector actuations are limited to one injection per bank at the same time. Each bank is individually managed by one microcore of the digital channel 1 as described next:

- The bank # 1 is managed by the digital microcore Uc0Ch1.
- The bank # 2 is managed by the digital microcore Uc1Ch1.

The two microcores of the second channel (Channel 2) drive the VFM and the fuel pump as described next:

- The VFM is managed by the digital microcore Uc0Ch2.
- The fuel pump is managed by the digital microcore Uc1Ch2.

The following is the start-up sequence:

- 1. Apply a battery voltage between 9.0 V and 16 V.
- 2. Download the registers Channel Configuration, then Main Configuration, IO Configuration, and Diagnostic Configuration.
- 3. Download the dedicated microcode in the logic Channel 1 and logic Channel 2 data RAMs.
- 4. Set to logic 1 to the pre-flash enable bit and the en_dual_seq bit in the Flash_enable register of channel 1 (0x100) and channel 2 (0x120).

The following sections detail the registers configuration and the microcodes.

Once the DC-to-DC converter output has reached its nominal voltage, the STARTx pins can actuate the injector drivers. Each STARTx pin individually triggers each injector pin rising edge and stops actuation on the falling edge.

- START1 drives INJECTOR 1
- START2 drives INJECTOR 2
- START3 drives INJECTOR 3
- START4 drives INJECTOR 4
- START5 drives FUEL PUMP 1

Boost regulation is stopped during the injection boost phase.

5 Software requirements

5.1 Current profile management for injection

The current profile is managed so to generate an initial high current through the injector. This high current slew rate minimizes the opening delay. This high current is maintained during a given time to ensure injector opening. Then the current is decreased to maintain the injector open, up to the end of injection (EOI).

The code dedicated to the injection is loaded into the code RAM 1. This code is executed independently by the microcores Uc0Ch1 and Uc1Ch1. Each one of the microcores generates a current profile, as described through the injector per the STARTx pin state by the following figure.



When a rising edge is detected on a STARTx pin, the injection starts with the injection boost phase.

This profile can be stopped at any time by detecting a falling edge on the STARTx pin. In this case, the EOI phase is executed.

During the boost phase, the corresponding low-side driver is simultaneously switched on with the high-side switch connected to the V_{boost} voltage. If the boost current target I_{boost} is reached, the high-side driver is switched off and the current recirculates for a fixed time (t_{peak}, off) through the diode connected to ground. Then the peak phase starts.

During the peak phase, the high-side switch connected to V_{BAT} voltage is turned on. If the peak current target I_{peak} is met, the high-side driver is switched off and the current recirculates through the diode connected ground for the fixed time (t_{peak_off}). The high-side driver is then switched on again. This cycle repeats until that the internal counter reaches its terminal value (t_{peak_tot}), then the bypass phase begins.

During the bypass phase, all the low-side and high-side switches are turned off. The current decays through the injector, the diode connected to ground, and the diode connected to V_{boost} for a fixed time (t_{bvpass}). The hold phase then starts.

During the hold phase, the low-side driver is simultaneously switched on with the high-side switch connected to the V_{BAT} voltage. If the hold current target I_{hold} is reached, the high-side driver is switched off and the current recirculates through the diode connected to ground for a fixed time (t_{hold_off}). The high-side driver is switched on again, and the cycle repeats until the STARTx pin goes LOW or the internal counter reaches its terminal value [t_{hold_tot} (timeout)]. The EOI is forced if no falling edge is detected on the STARTx pin.

All the current thresholds and timings are accessed in the data RAM. The typical values are in <u>Table 1</u>, but must be defined according to the injector used and the injection profile expected.

Parameter name	Description	Value
I _{boost}	current threshold in boost phase	16.72 A
I _{peak}	current threshold in peak phase	16.72 A
I _{hold}	current threshold in hold phase	8.92 A
t _{peak_off}	fixed time for high-side switch off in peak phase	10 µs
t _{peak_tot}	fixed time for end of peak phase	200 µs
t _{bypass}	fixed time for bypass phase	30 µs
t _{hold_off}	fixed time for high-side switch off in hold phase	10 µs
t _{hold_tot}	fixed time for end of hold phase (timeout)	10 ms

Table 1. Example of injection current profile key parameters ($R_{SENSE} = 10 \text{ m}\Omega$)

In the present case, most of the code branches (jump) are managed according to the counters end of count and the current threshold, by the mean of the wait table. The wait table rows are affected, as shown in <u>Table 2</u> and are changed according to the injection phase.

Table 2. Example of wait table definition

Phase	Boost phase	Peak phase	Bypass phase	Hold phase	EOI phase
Row 1	if STARTx goes LOW then jump to EOI phase	if STARTx goes LOW, then jump to EOI phase	if STARTx goes LOW, then jump to EOI phase	if STARTx goes LOW, then jump to EOI phase	-
Row 2	if the injection current reaches I _{boost} then jump to peak phase	if t _{peak_tot} is reached, then jump to bypass phase	if t _{bypass} is reached, then jump to hold phase	if t _{hold_tot} is reached, then jump to EOI phase	-
Row 3	-	if t _{peak_off} is reached, jump to peak on phase (sub phase)	-	if t _{hold_off} is reached, jump to hold on phase (sub phase)	-
Row 4	-	if l _{peak} is reached, jump to hold off phase (sub phase)	-	if I _{hold} is reached, jump to hold off phase (sub phase)	-
Row 5	-	-	-	-	-

A rising edge issues an injection start. A falling edge triggers the end of injection. In case of an overlap between two STARTx pins on the same bank, it is managed by the smart start function of the device. In this case, the first STARTx rising edge is considered. The second STARTx pin high-state is considered when the first actuation is finished. The action of the injection corresponding to the second STARTx pin is stopped when the second STARTx pin falling edge occurs.

Application note

NXP Semiconductors

AN4849

Four injector and fuel pump drive



5.1.1 General registers setup

The MC33816/PT2001 registers are set up according to their default states, unless defined by the following.

5.1.1.1 Main configuration register

To run two microcores per channel, the Ck_per register (0x1C0) must be set up with a ck_per value of 3 or more.

Table 3	. υκ_ μ	ber regi	ster (u	XICU)												
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name					rese	rved				ck_	per					
Value					-	-				000	011					

Table 3. Ck_per register (0x1C0)

5.1.2 Injection banks management registers setup

The MC33816/PT2001 registers are set up according to their default states, unless defined by the following.

5.1.2.1 IO configuration registers

The microcore Uc0Ch1 must have access to the pre-drivers HS1, HS2, LS1, and LS2.

AN4849 Application note

Table 4	. Out_	acc_uc	cn1	registe	er (UX18	54)										
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	ame reserved			_	acc_ uc0_ ch1_	acc_ uc0_ ch1_	acc_ uc0_ ch1_	acc_ uc0_ ch1_	acc_ uc0_ ch1_	acc_ uc0_ ch1_						
					ls7	ls6	ls5	ls4	ls3	ls2	ls1	hs5	hs4	hs3	hs2	hs1
Value	0000				0	0	0	0	0	1	1	0	0	0	1	1

Table 4. Out_acc_uc0_ch1 register (0x184)

In the same way, the Uc1Ch1 must have access to the pre-drivers HS3, HS4, LS3, and LS4.

Table 5. Out_acc_uc1_ch1 register (0x185)

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
					acc_											
Nomo	Name reserved					uc1_										
Name	Name reserved					ch1_										
					ls7	ls6	ls5	ls4	ls3	ls2	ls1	hs5	hs4	hs3	hs2	hs1
Value	0000				0	0	0	1	1	0	0	0	1	1	0	0

The microcore Uc0Ch1 has default access to the current sense block # 1, and to microcore Uc1Ch1 to the current sense block # 2. The corresponding registers content does not need to be changed.

Table 6. Cur_block_access_1 register (0x188)

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name			rese	rved			acc_ uc1_ ch1_ curr_ 4h_ 4neg	acc_ uc1_ ch1 curr4l	acc_ uc1_ ch1_ curr3	acc_ uc1_ ch1_ curr2	acc_ uc1_ ch1_ curr1	acc_ uc0_ ch1_ curr_ 4h_ 4neg	acc_ uc0_ ch1_ curr4l	acc_ uc0_ ch1_ curr3	acc_ uc0_ ch1_ curr2	acc_ uc0_ ch1_ curr1
Value			000	000			0	0	0	1	0	0	0	0	0	1

5.1.2.2 Channel 1 configuration registers

The banks 1 and 2 are driven according to the logic level of their respective STARTx pin. A HIGH level on STARTx triggers the activation of the corresponding injector. A LOW level on the STARTx pin automatically stops the actuation, whatever the injection phase.

The microcore Uc0Ch1 must be enabled by the START1 and START2 pins, while the microcore Uc1Ch1 must be enabled by the START3 and START4 pins.

Consequently, the Start_config_reg register of the channel 1 (0x104) must be set up, as shown in <u>Table 7</u>.

Tuble I	· oturi	_00111	9_1091	ogiotoi		/										
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	rese	rved	smart_ start_ uc1	smart_ start_ uc0	start6_ sens_ uc1	start5_ sens_ uc1	start4_ sens_ uc1	start3_ sens_ uc1	start2_ sens_ uc1	start1_ sens_ uc1	start6_ sens_ uc0	start5_ sens_ uc0	start4_ sens_ uc0	start3_ sens_ uc0	start2_ sens_ uc0	start1_ sens_ uc0
Value	0	0	0	0	0	0	1	1	0	0	0	0	0	0	1	1

Table 7. Start_config_reg registers (0x124)

The Code_width register and the two checksum value registers must be set to verify permanently the code integrity. The checksum is recalculated in the MC33816/PT2100 at runtime each time a microcode line is executed and compared to the checksum register value. If there is a mismatch, an error is reported.

Table 8. Code_width registers (0x107)

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name			rese	rved							code_	width				
Value			-	-							00010	11000				

Table 9. Checksum_h registers (0x108)

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	checksum_high															
Reset							10	001110	011000	10						

Table 10. Checksum_l registers (0x109)

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	checksum_low															
Reset							01	111011	001000	11						

The code entry point of Uc0Ch1 is 0 as the first line executed, is the first code RAM line of the channel 1.

Table 11. Uc0_entry_point registers (0x10A) of channel 1

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name			rese	rved						ent	try_poir	nt_addre	ess			
Reset			000	000							00000	00000				

The code entry point of Uc1Ch1 is the 44th code RAM line of the channel 1.

Table 12. Uc1_entry_point registers (0x10B) of channel 1

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name			rese	rved						ent	try_poin	t_addre	ess			
Reset			000	000							00001	01100				

The microcore Uc0Ch1 must be set up to run the two microcores of the channel as each microcore drives an injection bank.

Application note

Both microcores are enabled by setting the pre_flash enable bit and the en_dual_uc bit to logic 1.

Table 13. Flash_enable register (0x100) of channel 1

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name				re	eserve	ed				checksum_ disable	flash_ enable	pre_ flash_ enable	en_ dual_ uc	dual_ uc_ failure	chksum_ irq_en	chksum_ failure
Value		00	00		0	0	0	0	0	0	0	1	1	0	0	0

5.1.2.3 Diagnosis configuration registers

The high-side and low-side drivers must be directly controlled by the microcores. Consequently the output_routing fields of the high-side and low-side drivers output configuration register must be set to the value 15.

Table 14. Hsx_output_config registers (0x155, 0x158, 0x15B, 0x15E)

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name			r	eserve	b				dead	_time			output_	routing		inv
Reset			00	000000	00				00	00			11	11		0

Table 15. Lsx_output_config registers (0x142, 0x145, 0x148, 0x14B)

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name					r	eserve	b						output_	routing		inv
Value					000	000000	000						11	11		0



5.1.3 Injection banks management algorithm

Figure 4. Algorithm example for a bank of two injectors

Refer to Injection banks management source code.

© NXP B.V. 2019. All rights reserved.

5.2 DC-to-DC management

In variable frequency mode, on/off switching is triggered by the sense current rising above an upper current threshold and falling below a lower current threshold. This mode uses a hysteretic current control loop within a hysteretic voltage control loop. Once the current thresholds are programmed, hardware controls the current regulation loop, while software (microcode) controls the voltage regulation loop. Duty cycle and frequency vary with operating conditions.

The code dedicated to the boost converter regulation loop is loaded into the code RAM 2. This code is executed independently by the microcores Uc0Ch2.



At boost startup, the current through the inductor oscillates. This current is maintained between a current lower to the inductor saturation current and a positive current close to zero by turning the low-side switch on/off. When this switch is on, the current grows through the sense resistor and the low-side switch. When the switch is open, the current decays through the diode and loads the output capacitor. It increases the voltage until the V_{BOOST} voltage reaches the V_{BOOST_HIGH} threshold. This phase uses the asynchronous mode and the current modulation is managed by an independent circuitry enabled by the microcore.

NXP Semiconductors

Four injector and fuel pump drive

AN4849



When the V_{BOOST_HIGH} threshold is reached, the synchronous mode is enabled. In this case, the microcore takes the direct control of the low-side switch. The low-side switch is turned off until the boost voltage goes below the V_{BOOST_LOW} threshold.

Each time the V_{BOOST_HIGH} threshold is reached, the V_{BOOST_LOW} threshold is set up. The synchronous mode is activated after a t_{BOOST_FILTER} filter time required by the voltage comparator circuitry enablement.

Each time the boost voltage falls below the V_{BOOST_LOW} threshold the V_{BOOST_HIGH} threshold is set up. The asynchronous mode is activated after a t_{BOOST} FILTER filter time.



Application note

AN4849

© NXP B.V. 2019. All rights reserved.

Table 16. Example of VFM DC-to-DC converter key parameters

Parameter name	Description	Value
V _{BOOST_HIGH}	V _{BOOST} voltage HIGH threshold	65.31 V
V _{BOOST_LOW}	V _{BOOST} voltage LOW threshold	64.69 V
I _{SENSE4_HIGH}	HIGH current threshold	3.44 A
I _{SENSE4_LOW}	LOW current threshold	0.41 A

In the present case, most of the code branches (jump) are managed according to the V_{BOOST} voltage and the flag0 state with the wait table. The wait table rows are affected as shown in <u>Table 17</u> and are changed according to the actuation phase.

Table 17. Example of wait table definition for the fuel pump drive

Phase	Async phase (dcdc_on)	Sync phase (dcdc_off)	ldle phase
Row 1	if flag0 is LOW, then jump to idle phase	if flag0 is LOW, then jump to idle phase	-
Row 2	-	if $V_{BOOST} < V_{BOOST_LOW}$, then jump to async phase	-
Row 3	if $V_{BOOST} > V_{BOOST_HIGH}$, then jump to sync phase	-	-
Row 4	-	-	-
Row 5	-	-	-

To avoid regulation disturbances, the boost voltage regulation is stopped by the mean of the internal flag 0 when an injection phase starts.

The t_{BOOST_FILTER} time is defined in the Boost_filter register (0x19D). This filter time and type can be adjusted to improve the V_{BOOST} voltage stability.

Table 18. Boost_filter register (0x19D)

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	r	eserved	ł	filter_ type					ł	poost_f	bk_filter	-				
Value		000		0					(000000	000000	I				

5.2.1 DC-to-DC management registers setup

The MC33816/PT2001 registers are set up according to their default states, unless defined by the following.

5.2.1.1 IO configuration registers

The Uc0Ch2 must have access to the pre-driver LS7 only.

	o. out	_400_4	00_011	- 109101		UU ,										
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name		rese	rved		acc_ uc0_ ch1_ Is7	acc_ uc0_ ch1_ Is6	acc_ uc0_ ch1_ Is5	acc_ uc0_ ch1_ Is4	acc_ uc0_ ch1_ Is3	acc_ uc0_ ch1_ Is2	acc_ uc0_ ch1_ Is1	acc_ uc0_ ch1_ hs5	acc_ uc0_ ch1_ hs4	acc_ uc0_ ch1_ hs3	acc_ uc0_ ch1_ hs2	acc_ uc0_ ch1_ hs1
Value		00	00		1	0	0	0	0	0	0	0	0	0	0	0

Table 19. Out acc uc0 ch2 register (0x186)

AN4849 Application note

Four injector and fuel pump drive

Table 20). Cur_	_block	_acces	s_2 re	gister ((0x189))									
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name		1	rese	rved		1	acc_ uc1_ ch2_ curr_ 4h_ 4neg	acc_ uc1_ ch2_ curr4l	acc_ uc1_ ch2_ curr3	acc_ uc1_ ch2_ curr2	acc_ uc1_ ch2_ curr1	acc_ uc0_ ch2_ curr_ 4h_ 4neg	acc_ uc0_ ch2_ curr4l	acc_ uc0_ ch2_ curr3	acc_ uc0_ ch2_ curr2	acc_ uc0_ ch2_ curr1
Value			000	000			0	0	х	0	0	1	1	0	0	0

The Uc0Ch2 must have access to the current sense feedback 4L and 4H.

5.2.1.2 Diagnosis configuration registers

The low-side driver 7 must be directly controlled by the microcore Uc0Ch2. Consequently, the output_routing fields of its output configuration register must be set to the value 15.

Table 21. Ls7_output_config register (0x152)

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name					rese	rved					fast_ dcdc_ en		output_	_routing		inv
Value					00000	00000					0		11	11		0

AN4849 Application note

Four injector and fuel pump drive

5.2.2 DC-to-DC management algorithm



Refer to <u>DC-to-DC management source code</u>.

5.3 Fuel pump drive

The current profile is managed to generate an initial high current peak. The current is maintained while the START5 pin keeps the pump running to the end of actuation (EOA).

The code dedicated to the pump driving is loaded into the code RAM 2. This code is executed by the microcore Uc1Ch2. The microcore generates a current profile, as described by the following, per the START5 pin state.

Four injector and fuel pump drive



When a rising edge is detected on a START5 pin, the pump actuation starts with the peak phase.

This profile can be stopped at any time by a falling edge detected on the START5 pin, where the EOA phase is executed.

During the peak phase, the corresponding low-side driver is simultaneously switched on with the high-side switch connected to the V_{BAT} voltage. If the peak current target I_{peak} is reached, the hold phase begins.

During the hold phase, the low-side driver is simultaneously switched on with the high-side switch connected to the V_{BAT} voltage. If the hold current target I_{hold} is reached, the high-side driver is switched off and the current recirculates through the diodes connected to VBAT and ground for the fixed time t_{hold_off} . The high-side driver is then switched on again. This cycle repeats until the SATR5 pin goes LOW or the internal counter reaches its terminal value [t_{hold_tot} (timeout)]. The EOA is forced if no falling edge is detected on the START5 pin.

All the current thresholds and timings are accessed in the data RAM. The typical values are the following, but must be defined according to the current profile expected.

Parameter name	Description	Value
I _{peak}	current threshold in peak phase	4.79 A
I _{hold}	current threshold in hold phase	3.27 A
t _{hold_off}	fixed time for high-side switch off in hold phase	10 µs
t _{hold_tot}	fixed time for end of hold phase (timeout)	10 ms

Table 22. Example of fuel pump drive key paramet
--

In this case, most of the code branches (jump) are managed according to the counters end of count and the current threshold by the means of the wait table. The wait table rows are affected, as shown in <u>Table 23</u>, and are changed according to the actuation phase.

Table 23. Example of wait table definition for the fuel pump drive

Phase	Peak phase	Hold phase	EOA phase
Row 1	if STARTx goes LOW, then jump to EOA phase	if STARTx goes LOW, then jump to EOA phase	-
Row 2	if the current reaches I _{peak} , then jump to hold phase	if $t_{\mbox{hold_tot}}$ is reached, then jump to EOA phase	-
Row 3	-	if t _{hold_off} is reached, then jump to hold on phase (sub phase)	-
Row 4	-	if I _{hold} is reached, then jump to hold off phase (sub phase)	-
Row 5	-	-	-

5.3.1 Fuel pump drive registers setup

The Uc1Ch2 must have access to the pre-drivers HS5 and LS5.

5.3.2 IO configuration registers

						,										
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
				_	acc_											
Namo	lame reserved					uc1_										
Name	ame reserved					ch2_										
						ls6	ls5	ls4	ls3	ls2	ls1	hs5	hs4	hs3	hs2	hs1
Value	; 0000				0	0	1	0	0	0	0	1	0	0	0	0

Table 24. Out_acc_uc1_ch2 register (0x187)

The Uc1Ch2 must have access to the current sense feedback # 3.

Table 25. Cur_block_access_2 register (0x189)

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name			rese	rved			acc_ uc1_ ch2_ curr_ 4h_	acc_ uc1_ ch2_ curr4l	acc_ uc1_ ch2_ curr3	acc_ uc1_ ch2_ curr2	acc_ uc1_ ch2_ curr1	acc_ uc0_ ch2_ curr_ 4h_	acc_ uc0_ ch2_ curr4l	acc_ uc0_ ch2_ curr3	acc_ uc0_ ch2_ curr2	acc_ uc0_ ch2_ curr1
							4neg					4neg				
Value			000	000			0	0	1	0	0	x	х	0	0	0

AN4849 Application note

5.3.2.1 Channel 2 configuration registers

The pump is driven according to the logic level of the START5 pin. A HIGH level on START5 drives the pump on, while a LOW level stops the pump. The microcore Uc1Ch2 must be enabled by the START5 pin. Consequently, the Start_config_reg register of channel 2 (0x124) must be set up.

Table 26.	Start	confia	rea	reaister	(0x124)
					····/

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	rese	rved	smart_ start	smart_ start	start6_	start5_	start4_	start3_	start2_	start1_	sens	sens	sens	sens	start2_	start1_
Name	1030	IVCU	uc1	uc0	uc1	uc1	uc1	uc1	uc1	uc1	uc0	uc0	uc0	uc0	uc0	uc0
Value	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0

The Code_width register and the two checksum value registers must be set to verify permanently the code integrity. The checksum is recalculated in the MC33816/PT2001 at runtime, each time a microcode line is executed. The code width and checksum values are provided for a DC-to-DC converter regulation code and a pump drive code.

Table 27. Code_width register (0x127)

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name			rese	rved		code_width										
Value			-	-							00001	00111				

Table 28. Checksum_h register (0x128)

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	checksum_high															
Reset							01	000001	000101	00						

Table 29. Checksum_l register (0x129)

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name		checksum_low														
Reset							10	101011	101000	01						

The code entry point of Uc0Ch2 is logic 0 the first line executed, is the first code RAM line of the channel 2.

Table 30. Uc0_entry_point register (0x12A) of channel 2

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name			rese	rved		entry_point_address										
Reset			000	000							00000	00000				

The code entry point of Uc1Ch2 is at the 16th code RAM line of the channel 2.

Application note

Table 3	1. Uc1	_entry	_point	registe	r (0x12	B) of c	hannel	2								
Bit	it 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0															
Name	Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 Name reserved entry_point_address															
Reset			000	000							00000	10000				

The registers must be set up to run the two microcores of the channel 2 as the first microcode drives the DC-to-DC converter, and the second microcore drives the fuel pump.

Both microcores are enabled by setting the pre_flash enable bit and the en_dual_uc bit to logic 1.

Table 32. Flash_enable register (0x120) of channel 2

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name		reserved								checksum_ disable	flash_ enable	pre_ flash_ enable	en_ dual_ uc	dual_ uc_ failure	chksum_ irq_en	chksum_ failure
Value		00	00		0	0	0	0	0	0	0	1	1	0	0	0

5.3.2.2 Diagnosis configuration registers

The high-side and low-side drivers must be directly controlled by the microcore Uc1Ch2. Consequently, the output_routing fields of the high-side and low-side drivers output configuration register must be set to the value 15.

Table 33. Hs5_output_config register (0x161)

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name			r	eserve	t				dead	_time			output_	routing		inv
Reset			00	000000	00				00	00			11	11		0

Table 34. Lsx_output_config registers (0x14E, 0x151)

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name					r	eserve	ł						output_	routing		inv
Value					000	000000	000						11	11		0



5.3.3 Fuel pump drive algorithm



Refer to Fuel pump drive source code.

6 PCB layout recommendations

6.1 Ground connections

The MC33816/PT2001 exposed pad must be connected to the printed-circuit board (PCB) ground. All the grounds (AGND, DGND, and PGND) must be 'in star' or considering a unique ground layer, such as to minimize the introduction of offset and noise mainly in the signal return lines.

6.2 Sense resistors connection

The sense resistors layout must be considered with special care, to sense the voltage as close as possible to the resistor terminations.

Balanced series resistance, induced by the layout, between the sense resistor positive termination to the VSENSEPx and the sense resistor negative termination to the VSENSENx pin is recommended. The balance can be achieved by implementing similar line lengths.

Four injector and fuel pump drive



It is highly recommended to place the sense resistor as close as possible to its corresponding low-side MOSFET transistor.

6.3 Drain and source signal connection

The high-side source signals (S_HSx) must be connected as close as possible to its corresponding high-side MOSFET transistor source pin.

The low-side drain signals (G_LSx) must be connected as close as possible to its corresponding high-side MOSFET transistor source pin.

7 Application source code

7.1 Injection banks management source code

<pre>* Copyright 2014 NXP. NXP Confidential. This software is owned or controlled by NXP and may only be * used strictly in accordance with the applicable license terms found at * https://www.nxp.com/LA_OPT_NXP_SW. The "production use license" in Section 2.3 in the NXP SOFTWARE * LICENSE AGREEMENT is expressly granted for this software. * #### Channel 1 - uCore0 controls the injectors 1 and 2 ### * #### Variables declaration ###</pre>
 Note: The data are stored into the dataRAM of the channel 1. Note: The Thold_tot variable defines the current profile time out. The active STARTx pin is expected to toggle in is low_state before this time out.
<pre>* ### Initialization phase ### init0: stgn gain8.68 sssc;</pre>
<pre>* ### Idle phase- the uPC loops here until start signal is present ### idle0:</pre>
<pre>* ### Shortcuts definition per the injector to be actuated ### inj1_start: dfsct hs1 hs2 ls1;</pre>
inj2_start: dfsct hs1 hs2 ls2; * Set the 3 shortcuts: VBAT, VBOOST, LS jmpr boost0; * Jump to launch phase
<pre>* ### Launch phase enable boost ### boost0: stoc off sssc; * Turn OFF offset compensation</pre>
load Iboost dac_sssc_ofs; * Load the boost phase current threshold in the current DAC cwer peak0 ocur row2; * Jump to peak phase when current is over threshold
stf low b0; * set flag0 low to force the DC-DC converter in idle mode stos off on on; * Turn VBAT off, BOOST on, LS on wait row12; * Wait for one of the previously defined conditions

© NXP B.V. 2019. All rights reserved.

Four injector and fuel pump drive

* ### Peak peak0:	<pre>phase continue on Vbat ### ldcd rst _ofs keep keep Tpeak_tot c1; stos off off on; load Ipeak dac_sssc _ofs; cwer pypass0 tc1 row2; cwer peak_on0 tc2 row3; cwer peak_off0 ocur row4; stf high b0;</pre>	* Load the length of the total peak phase in counter 1 * Turn VBAT off, BOOST off, LS on * Load the peak current threshold in the current DAC * Jump to bypass phase when tcl reaches end of count * Jump to peak_off when current is over threshold * set flag0 high to release the DC-DC converter idle
mode peak init0:	cwer peak off0 ocur row5;	* Define wait until current is discharge and go lower
than Ipea	wait row125;	
peak_on0:	stos on off on; wait row124;	* Turn VBAT on, BOOST off, LS on * Wait for one of the previously defined conditions
peak_off0: phase	ldcd rst ofs keep keep Tpeak_off c2;	\star Load in the counter 2 the length of the <code>peak_off</code>
	<pre>stos off off on; wait row123;</pre>	* Turn VBAT off, BOOST off, LS on * Wait for one of the previously defined conditions
* ### Bypas bypass0:	ss phase ### ldcd rst ofs keep keep Tbypass c3;	* Load in the counter 3 the length of the off_phase
phase	<pre>stos off off off; cwer hold0 tc3 row4; wait row14;</pre>	* Turn VBAT off, BOOST off, LS off * Jump to hold when tc3 reaches end of count * Wait for one of the previously defined conditions
* ### Hold hold0:	<pre>phase on Vbat ### ldcd rst _ofs keep keep Thold_tot c1;</pre>	* Load the length of the total hold phase in counter
2	<pre>load Ihold dac_sssc _ofs; cwer eoinj0 tc1 row2; cwer hold_on0 tc2 row3;</pre>	* Load the hold current threshold in the DAC * Jump to eoinj phase when tcl reaches end of count * Jump to hold_on when tc2 reaches end of count
hold on0.	<pre>cwer hold_off0 ocur row4; stos on off on:</pre>	* Jump to hold_off when current is over threshold
nord_ono.	wait row124;	* Wait for one of the previously defined conditions
hold_off0:	<pre>ldcd rst _ofs keep keep Thold_off c2; stos off off on; wait row123;</pre>	<pre>* Load the length of the hold_off phase in counter 1 * Turn VBAT off, BOOST off, LS on * Wait for one of the previously defined conditions</pre>
* ### End o eoinj0:	of injection phase ### stos off off off; stf high b0;	* Turn VBAT off, BOOST off, LS off * set flag0 to high to release the DC-DC converter
idle mode	jmpf jr2;	* Jump back to idle phase
* ### End o	of Channel 1 - uCore0 code ###	
* ### End c	of Channel 1 - uCore0 code ###	****
* ### End c ************ * ### Chann	of Channel 1 - uCore0 code ###	**************************************
* ### End o *********** * ### Chanr * ### Varia	of Channel 1 - uCore0 code ### well 1 - uCore1 controls the injectors 3 a ables declaration ###	**************************************
<pre>* ### End c *********** * ### Chanr * ### Varia * Note: The </pre>	of Channel 1 - uCore0 code ### when the injectors 3 a ables declaration ### a data that defines the profiles are share a data that defines the profiles are share	and 4 ### red between the two microcores.
<pre>* ### End c ************************************</pre>	of Channel 1 - uCoreO code ### when the injectors 3 a ables declaration ### a data that defines the profiles are sha: talization phase ### stgn gain8.68 sssc;	**************************************
<pre>* ### End c ********** * ### Chan * ### Varia * Note: The * ### Initi init1: block 2 register</pre>	of Channel 1 - uCore0 code ### when 1 - uCore1 controls the injectors 3 a ables declaration ### e data that defines the profiles are sha: talization phase ### stgn gain8.68 sssc; ldjr1 eoinj1; pr1	**************************************
<pre>* ### End c ********** * ### Chan * ### Varia * Note: The * ### Initi init1: block 2 register f register f</pre>	of Channel 1 - uCore0 code ### when the injectors 3 a ables declaration ### a data that defines the profiles are shar clalization phase ### stgn gain8.68 sssc; ldjr1 eoinj1; jr1 ldjr2 idle1; jr2	<pre>************************************</pre>
<pre>* ### End c ********** * ### Chan * ### Varia * Note: The * ### Initi init1: block 2 register f register f</pre>	of Channel 1 - uCoreO code ### when the injectors 3 a ables declaration ### a data that defines the profiles are share talization phase ### stgn gain8.68 sssc; ldjr1 eoinj1; jr1 ldjr2 idle1; jr2 cwef jr1 _start row1;	<pre>************************************</pre>
<pre>* ### End c ********** * ### Chan * ### Varia * Note: The * ### Initi init1: block 2 register f register f * ### Idle idle1:</pre>	<pre>of Channel 1 - uCore0 code ### thel 1 - uCore1 controls the injectors 3 a ables declaration ### e data that defines the profiles are sha: talization phase ### stgn gain8.68 sssc; ldjr1 eoinj1; jr1 ldjr2 idle1; jr2 cwef jr1 _start row1; phase- the uPC loops here until start s: cwer CheckStart1 start row2;</pre>	<pre>************************************</pre>
<pre>* ### End c ********** * ### Chan * ### Chan * ### Varia * Note: The * ### Initi init1: block 2 register f register f * ### Idle idle1: WaitLoop1:</pre>	<pre>of Channel 1 - uCore0 code ###</pre>	<pre>************************************</pre>
<pre>* ### End c ********** * ### Chan * ### Varia * Note: The * ### Initi init1: block 2 register f register f * ### Idle idle1: WaitLoopl: CheckStart1</pre>	<pre>of Channel 1 - uCore0 code ### weel 1 - uCore1 controls the injectors 3 a wheel a claration ### e data that defines the profiles are sha: talization phase ### stgn gain8.68 sssc; ldjrl eoinj1; ir1 ldjr2 idle1; ir2 cwef jr1 _start row1; phase- the uPC loops here until start si cwer CheckStart1 start row2; stoc on sssc; wait row2; l:joslr inj4_start start3; jmpr WaitLoop1;</pre>	<pre>************************************</pre>
<pre>* ### End c ********** * ### Chan * ### Chan * ### Varia * Note: The * ### Initi init1: block 2 register register register * ### Idle idle1: WaitLoop1: CheckStart1 * ### Short inj3_start;</pre>	<pre>of Channel 1 - uCore0 code ###</pre>	<pre>************************************</pre>
<pre>* ### End c ********** * ### Chan * ### Chan * ### Varia * Note: The * ### Initi init1: block 2 register register register * ### Idle idle1: WaitLoop1: CheckStart1 * ### Short: inj3_start: inj4_start:</pre>	<pre>of Channel 1 - uCore0 code ###</pre>	<pre>************************************</pre>
<pre>* ### End c ********** * ### Chan * ### Varia * Note: The * ### Initi init1: block 2 register : register : register : * ### Idle idle1: WaitLoop1: CheckStart1 * ### Short inj3_start: inj4_start: * ### Laun boost1: </pre>	<pre>of Channel 1 - uCore0 code ###</pre>	<pre>************************************</pre>
<pre>* ### End c ********** * ### Chan * ### Chan * ### Chan * ### Chan * ### Initi init1: block 2 register f register f register f register f * ### Idle idle1: WaitLoop1: CheckStartI * ### Short inj3_start; inj4_start; * ### Laun boost1: current D#</pre>	<pre>of Channel 1 - uCore0 code ###</pre>	<pre>************************************</pre>
<pre>* ### End c ********** * ### Chan * ### Chan * ### Chan * ### Chan * Note: The * ### Initi init1: block 2 register register register * ### Idle idle1: WaitLoop1: CheckStart1 * ### Short inj3_start: inj4_start: * ### Laun boost1: current D# mode</pre>	<pre>of Channel 1 - uCore0 code ###</pre>	<pre>************************************</pre>
<pre>* ### End c ********** * ### Chan * ### Chan * ### Varia * Note: The * ### Initi init1: block 2 register : register : register : * ### Idle idle1: WaitLoop1: CheckStart1 * ### Short: inj4_start: * ### Launc boost1: current D2 mode * ### Peak peak1:</pre>	<pre>of Channel 1 - uCore0 code ###</pre>	<pre>and 4 ### and 4 ### red between the two microcores. * Set the gain of the opamp of the current measure * Load the eoinj line label Code RAM address into the * Load the idle line label Code RAM address into the * If the start signal goes low, go to eoinj phase ignal is present ### * Define entry table for high start pin * Turn ON offset compensation * UPC is stuck here for almost the whole idle time * Jump to injl if start 1 is high * Jump to inj2 if start 2 is high actuated ### * Set the 3 shortcuts: VBAT, VBOOST, LS * Jump to launch phase * Set the 3 shortcuts: VBAT, VBOOST, LS * Jump to launch phase * Turn OFF offset compensation * Load the boost phase current threshold in the * Jump to peak phase when current is over threshold * set flag0 low to force the DC-DC converter in idle * Turn VBAT off, BOOST on, LS on * Wait for one of the previously defined conditions * Load the length of the total peak phase in counter 1 * Turn VBAT off, BOOST off, LS on * Load the peak current threshold in the current DAC</pre>

Four injector and fuel pump drive

<pre>mode peak_ that peak_ peak_ phas phas phas phas phas phas phas phas</pre>		<pre>cwer bypass1 tc1 row2; cwer peak_on1 tc2 row3; cwer peak_off1 ocur row4; stf high b0;</pre>	* Jump to bypass phase when tcl reaches end of count * Jump to peak_on when tc2 reaches end of count * Jump to peak_off when current is over threshold * set flag0 high to release the DC-DC converter idle
peak peak phat bypas phat * ### hold hold hold	mode peak_init1: than Ipeak	<pre>cwer peak_off1 _ocur row5; wait row125;</pre>	* Define wait until current is discharge and go lower
peak peak phas * ### bypas * ### hold 2 hold hold * ### eoin; idle		"all' 10"110"	
<pre>peak phas * ### bypas phas * ### hold 2 hold hold * ### eoin idle</pre>	peak_on1:	stos on off on; wait row124;	* Turn VBAT on, BOOST off, LS on * Wait for one of the previously defined conditions
<pre>* ### bypas phas * ### hold: 2 hold_ hold_ * ### eoin: idle</pre>	peak_off1:	ldcd rst ofs keep keep Tpeak_off c2;	\star Load in the counter 2 the length of the <code>peak_off</code>
<pre>* ### bypa: phas phas * ### hold: 2 hold_ hold_ * ### eoin: idle</pre>	phase	<pre>stos off off on; wait row123;</pre>	* Turn VBAT off, BOOST off, LS on * Wait for one of the previously defined conditions
hold * ## hold hold * ## eoin; idle	* ### Bypas	s phase ###	* Tool is the country 2 the length of the off characterist
* ## hold: 2 hold_ hold_ * ## eoin: idl(phase	laca rst ois keep keep Tbypass C3;	* Load in the counter 3 the length of the off_phase
<pre>* ### hold: 2 hold_ hold_ hold_ idl(</pre>		<pre>stos off off off; cwer hold1 tc3 row4; wait row14;</pre>	* Turn VBAT off, BOOST off, LS off * Jump to hold when tc3 reaches end of count * Wait for one of the previously defined conditions
hold: 2 hold hold eoin: idl	* ### Hold :	phase on Vbat ###	
hold_ hold_ * ### eoin; idl(hold1: 2	<pre>ldcd rst _ofs keep keep Thold_tot c1;</pre>	* Load the length of the total hold phase in counter
hold_ hold_ * ### eoin_ idle		<pre>load Ihold dac sssc _ofs; cwer eoinj1 tcl row2; cwer hold_on1 tc2 row3; cwer hold_off1 ocur row4;</pre>	* Load the hold current threshold in the DAC * Jump to eoinj phase when tcl reaches end of count * Jump to hold on when tc2 reaches end of count * Jump to hold_off when current is over threshold
hold * ### eoin idle	hold_on1:	stos on off on; wait row124;	* Turn VBAT on, BOOST off, LS on * Wait for one of the previously defined conditions
* ### eoinj idle	hold_off1:	<pre>ldcd rst _ofs keep keep Thold_off c2; stos off off on; wait row123;</pre>	* Load the length of the hold off phase in counter 1 \star Turn VBAT off, BOOST off, LS on \star Wait for one of the previously defined conditions
idle	* ### End o eoinj1:	<pre>f injection phase ### stos off off off; stf high b0;</pre>	* Turn VBAT off, BOOST off, LS off * set flag0 to high to release the DC-DC converter
	idle mode	jmpf jr2;	* Jump back to idle phase
* ##+	* ### End o	f Channel 1 - uCorel code ###	

7.2 DC-to-DC management source code

* Copyright 2014 NXP. NXP Confidential. This software is owned or controlled by NXP and may only be * used strictly in accordance with the applicable license terms found at * https://www.nxp.com/LA_OPT_NXP_SW. The "production use license" in Section 2.3 in the NXP SOFTWARE * LICENSE AGREEMENT is expressly granted for this software.					
* ### Initi. init0:	alization phase ### stgn gain5.8 ossc; load Iboost_L dac_ossc _ofs; *load DAC 4 L with low Vboost current load Iboost_H dac4h4n _ofs; *load DAC 4H with high Vbost current stdm null; *Set DAC access mode to Vboost cwer idle0 _f0 row1; *if flag 0 is low turn Off the boost cwer dcdcon _vb row2; *if vboost lower than vboost low then turn on boost cwer dcdcoff vb row3; *if vboost higher than vboost high then turn off boost				
dcdcon:	load Vboost_H dac4h4n_ofs; *set Vboost high stdcctl async; *set dcdc to async wait row13;				
dcdcoff:	<pre>load Vboost_L dac4h4n_ofs; *set Vboost low stdcctl sync; *set dcdc to sync wait row12;</pre>				
idle0:	stdcctl sync; jocr idle0 _f0; jmpr dcdcoff;				
* ### End o	### End of Channel 2 - uCore0 code ###				

7.3 Fuel pump drive source code

* Copyright * used stri * https://w * LICENSE A	* Copyright 2014 NXP. NXP Confidential. This software is owned or controlled by NXP and may only be * used strictly in accordance with the applicable license terms found at * https://www.nxp.com/LA_OPT_NXP_SW. The "production use license" in Section 2.3 in the NXP SOFTWARE * LICENSE AGREEMENT is expressly granted for this software.				
* ### Channe	el 2 - uCorel drives fuel pump ###				
* ### Initia init1: block 1 register j: register j:	alization phase ### stgn gain19.4 ossc; rl ldjr1 eoact1; rl ldjr2 idle1; r2 cwef jr1 start row1;	 * Set the gain of the opamp of the current measure * Load the eoinj line label Code RAM address into the * Load the idle line label Code RAM address into the * If the start signal goes low, go to eoinj phase 			
<pre>* ### Idle ; idle1: active active none), no ;</pre>	<pre>phase- the uPC loops here until start sig joslr act5_start start5; joslr act6_start start6; jmpf jr1; actuation</pre>	<pre>gnal is present ### * Perform an actuation on act5 if start 5 (only) is * Perform an actuation on act5 if start 5 (only) is * If more than 1 start active at the same time(or</pre>			
* ### Short act5_start:	cuts definition per the injector to be a dfsct hs5 ls5 undef; jmpr peak1;	ctuated ### * Set the 2 shortcuts: VBAT, LS			
act6_start:	dfsct hs5 ls6 undef;	* Set the 2 shortcuts: VBAT, LS			
* ### Launcl peak1: current DA(h peak phase on bat ### load Ipeak dac_ossc _ofs; C cwer hold1 cur3 row2; stos on on keep; wait row12;	 * Load the boost phase current threshold in the * Jump to peak phase when current is over threshold * Turn VBAT off, BOOST on, LS on * Wait for one of the previously defined conditions 			
* ### Hold p hold1: 2	<pre>phase on Vbat ### ldcd rst _ofs keep keep Thold_tot c1; load Ihold dac_ossc_ofs; cwer eoact1 tc1 row2; cwer hold_on1 tc2 row3; cwer hold_off1 cur3 row4;</pre>	* Load the length of the total hold phase in counter * Load the hold current threshold in the DAC * Jump to eoinj phase when tcl reaches end of count * Jump to hold on when tc2 reaches end of count * Jump to hold_off when current is over threshold			
hold_on1:	stos on on keep; wait row124;	* Turn VBAT on, LS on * Wait for one of the previously defined conditions			
hold_off1: and turn V	ldcd rst _ofs off on Thold_off c2; BAT off, LS on wait row123;	* Load the length of the hold_off phase in counter 1* Wait for one of the previously defined conditions			
* ### End o: eoact1:	<pre>f injection phase ### stos off off keep; jmpf jr2;</pre>	* Turn VBAT off, LS off * Jump back to idle phase			
* ### End o	f Channel 2 - uCorel code ###				

8 References

- [1] MC33816 data sheet: http://www.nxp.com/MC33816DS
- [2] PT2001 summary page: http://www.nxp.com/PT2001
- [3] KIT33816FRDMEVM summary page: http://www.nxp.com/KIT33816FRDMEVM
- [4] PT2001 EVB user guide: http://www.nxp.com/KTFRDMPT2001EVMUG

9 Revision history

Table 35. Re	Fable 35. Revision history			
Rev	Date	Description		
5	20190715	 Figure 1: updated VBATT pin circuitry Moved revision history to <u>Section 9</u>. 		
4	20190329	 The format of this document has been redesigned to comply with the new identity guidelines of NXP Semiconductors. Legal texts have been adapted to the new company name where appropriate. added product type PT2001 		
3	11/2014	 Replaced KIT33816AEEVM by KIT33816FRDMEVM Add a reference link for KT33816FRDMUG 		
2	9/2014	 Updated timout value (tHOLD_TOT) in the example of injection current profile key parameters table Updated bit names in the Out_acc_uc1_ch2 register (0x187) table 		
1	1/2013	initial version		

Four injector and fuel pump drive

10 Legal information

10.1 Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

10.2 Disclaimers

Limited warranty and liability - Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. NXP Semiconductors takes no responsibility for the content in this document if provided by an information source outside of NXP Semiconductors. In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory. Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Terms and conditions of commercial sale of NXP Semiconductors.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Applications — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification. Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the NXP Semiconductors products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate

design and operating safeguards to minimize the risks associated with their applications and products. NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). NXP does not accept any liability in this respect.

Suitability for use in automotive applications — This NXP Semiconductors product has been qualified for use in automotive applications. Unless otherwise agreed in writing, the product is not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors and its suppliers accept no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

Export control — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

Translations — A non-English (translated) version of a document is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions.

Security — While NXP Semiconductors has implemented advanced security features, all products may be subject to unidentified vulnerabilities. Customers are responsible for the design and operation of their applications and products to reduce the effect of these vulnerabilities on customer's applications and products, and NXP Semiconductors accepts no liability for any vulnerability that is discovered. Customers should implement appropriate design and operating safeguards to minimize the risks associated with their applications and products.

10.3 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

NXP — is a trademark of NXP B.V. SMARTMOS — is a trademark of NXP B.V.

Tables

Tab. 1.	Example of injection current profile key	
	parameters (RSENSE = 10 mΩ)	6
Tab. 2.	Example of wait table definition	6
Tab. 3.	Ck per register (0x1C0)	7
Tab. 4.	Out acc uc0 ch1 register (0x184)	8
Tab. 5.	Out acc uc1 ch1 register (0x185)	8
Tab. 6.	Cur block access 1 register (0x188)	8
Tab. 7.	Start config reg registers (0x124)	9
Tab. 8.	Code_width registers (0x107)	9
Tab. 9.	Checksum h registers (0x108)	9
Tab. 10.	Checksum I registers (0x109)	9
Tab. 11.	Uc0 entry point registers (0x10A) of	
	channel 1	9
Tab. 12.	Uc1_entry_point registers (0x10B) of	
	channel 1	9
Tab. 13.	Flash enable register (0x100) of channel 1	10
Tab. 14.	Hsx output config registers (0x155, 0x158,	
	0x15B, 0x15E)	.10
Tab. 15.	Lsx output config registers (0x142, 0x145,	
	0x148, 0x14B)	.10
Tab. 16.	Example of VFM DC-to-DC converter key	
	parameters	14

Tab. 17.	Example of wait table definition for the fuel	14
Tab. 18.	Boost filter register (0x19D)	. 14
Tab. 19.	Out acc uc0 ch2 register (0x186)	. 14
Tab. 20.	Cur block access 2 register (0x189)	. 15
Tab. 21.	Ls7 output config register (0x152)	. 15
Tab. 22.	Example of fuel pump drive key parameters	17
Tab. 23.	Example of wait table definition for the fuel	
	pump drive	. 18
Tab. 24.	Out_acc_uc1_ch2 register (0x187)	. 18
Tab. 25.	Cur_block_access_2 register (0x189)	. 18
Tab. 26.	Start_config_reg register (0x124)	. 19
Tab. 27.	Code_width register (0x127)	. 19
Tab. 28.	Checksum_h register (0x128)	. 19
Tab. 29.	Checksum_I register (0x129)	. 19
Tab. 30.	Uc0_entry_point register (0x12A) of channel 2	19
Tab. 31.	Uc1_entry_point register (0x12B) of	
	channel 2	20
Tab. 32.	Flash_enable register (0x120) of channel 2	. 20
Tab. 33.	Hs5_output_config register (0x161)	. 20
Tab. 34.	Lsx_output_config registers (0x14E, 0x151)	20
Tab. 35.	Revision history	.26

Figures

Fig. 1.	Typical four injector two bank application
	schematic
Fig. 2.	Typical peak and hold current profile5
Fig. 3.	Actuation driven by STARTx pins without
	overlap7
Fig. 4.	Algorithm example for a bank of two injectors 11
Fig. 5.	Simplified DC-to-DC converter topology for
	VFM12

Fig. 6.	VFM startup sequence	.13
Fig. 7.	VFM voltage and current diagram	.13
Fig. 8.	Algorithm example for VFM	.16
Fig. 9.	Typical fuel pump current profile	. 17
Fig. 10.	Algorithm example for fuel pump drive	.21
Fig. 11.	Example of force and sense connection	
	layout	.22
	•	

NXP Semiconductors

AN4849

Four injector and fuel pump drive

Contents

1	Introduction	2
2	Overview	2
3	Application schematic	3
4	Application instructions	4
5	Software requirements	4
5.1	Current profile management for injection	4
5.1.1	General registers setup	7
5.1.1.1	Main configuration register	7
5.1.2	Injection banks management registers setup	7
5.1.2.1	IO configuration registers	7
5.1.2.2	Channel 1 configuration registers	8
5.1.2.3	Diagnosis configuration registers	10
5.1.3	Injection banks management algorithm	. 11
5.2	DC-to-DC management	. 12
5.2.1	DC-to-DC management registers setup	14
5.2.1.1	IO configuration registers	. 14
5.2.1.2	Diagnosis configuration registers	15
5.2.2	DC-to-DC management algorithm	. 16
5.3	Fuel pump drive	16
5.3.1	Fuel pump drive registers setup	. 18
5.3.2	IO configuration registers	. 18
5.3.2.1	Channel 2 configuration registers	. 19
5.3.2.2	Diagnosis configuration registers	20
5.3.3	Fuel pump drive algorithm	21
6	PCB layout recommendations	. 21
6.1	Ground connections	21
6.2	Sense resistors connection	. 21
6.3	Drain and source signal connection	22
7	Application source code	. 22
7.1	Injection banks management source code	22
7.2	DC-to-DC management source code	24
7.3	Fuel pump drive source code	. 25
8	References	.25
9	Revision history	. 26
10	Legal information	. 27

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.

© NXP B.V. 2019.

All rights reserved.

For more information, please visit: http://www.nxp.com For sales office addresses, please send an email to: salesaddresses@nxp.com

Date of release: 15 July 2019 Document identifier: AN4849