2023-04-27 12:56:27 -07:00
|
|
|
/*
|
|
|
|
ChibiOS - Copyright (C) 2006..2018 Giovanni Di Sirio
|
|
|
|
|
|
|
|
Licensed under the Apache License, Version 2.0 (the "License");
|
|
|
|
you may not use this file except in compliance with the License.
|
|
|
|
You may obtain a copy of the License at
|
|
|
|
|
|
|
|
http://www.apache.org/licenses/LICENSE-2.0
|
|
|
|
|
|
|
|
Unless required by applicable law or agreed to in writing, software
|
|
|
|
distributed under the License is distributed on an "AS IS" BASIS,
|
|
|
|
WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
|
|
|
|
See the License for the specific language governing permissions and
|
|
|
|
limitations under the License.
|
|
|
|
*/
|
|
|
|
|
|
|
|
#include "hal.h"
|
|
|
|
#include "io_pins.h"
|
|
|
|
|
|
|
|
/**
|
|
|
|
* @brief PAL setup.
|
|
|
|
* @details Digital I/O ports static configuration as defined in @p board.h.
|
|
|
|
* This variable is used by the HAL when initializing the PAL driver.
|
|
|
|
*/
|
|
|
|
#if HAL_USE_PAL || defined(__DOXYGEN__)
|
|
|
|
const PALConfig pal_default_config =
|
|
|
|
{
|
|
|
|
{VAL_GPIOAODR, VAL_GPIOACRL, VAL_GPIOACRH},
|
|
|
|
{VAL_GPIOBODR, VAL_GPIOBCRL, VAL_GPIOBCRH},
|
|
|
|
{VAL_GPIOCODR, VAL_GPIOCCRL, VAL_GPIOCCRH},
|
|
|
|
{VAL_GPIODODR, VAL_GPIODCRL, VAL_GPIODCRH},
|
|
|
|
{VAL_GPIOEODR, VAL_GPIOECRL, VAL_GPIOECRH},
|
2023-04-27 14:12:48 -07:00
|
|
|
{VAL_GPIOFODR, VAL_GPIOFCRL, VAL_GPIOFCRH},
|
|
|
|
{VAL_GPIOGODR, VAL_GPIOGCRL, VAL_GPIOGCRH},
|
2023-04-27 12:56:27 -07:00
|
|
|
};
|
|
|
|
#endif
|
|
|
|
|
|
|
|
/*
|
|
|
|
* Early initialization code.
|
|
|
|
* This initialization must be performed just after stack setup and before
|
|
|
|
* any other initialization.
|
|
|
|
*/
|
|
|
|
void __early_init(void) {
|
|
|
|
stm32_clock_init();
|
|
|
|
}
|
|
|
|
|
|
|
|
/*
|
|
|
|
* Board-specific initialization code.
|
|
|
|
*/
|
|
|
|
void boardInit(void) {
|
2023-04-27 14:12:48 -07:00
|
|
|
AFIO->MAPR |= AFIO_MAPR_I2C1_REMAP | /* remap I2C1 to PB8, PB9 */
|
2023-05-29 15:12:12 -07:00
|
|
|
AFIO_MAPR_SPI1_REMAP | /* remap SPI1 to PB3, PB4, PB5 and PA15 */
|
2023-05-29 14:45:37 -07:00
|
|
|
AFIO_MAPR_USART3_REMAP_0 | /* remap USART3 to PC10, PC11 */
|
2023-04-27 14:12:48 -07:00
|
|
|
AFIO_MAPR_SWJ_CFG_1; /* JTAG-DP disabled, SW-DP enabled, PA13, PA14 are only used */
|
2023-04-27 12:56:27 -07:00
|
|
|
}
|