mirror of https://github.com/rusefi/wideband.git
262 lines
8.7 KiB
C
262 lines
8.7 KiB
C
/*
|
|
ChibiOS - Copyright (C) 2006..2018 Giovanni Di Sirio
|
|
|
|
Licensed under the Apache License, Version 2.0 (the "License");
|
|
you may not use this file except in compliance with the License.
|
|
You may obtain a copy of the License at
|
|
|
|
http://www.apache.org/licenses/LICENSE-2.0
|
|
|
|
Unless required by applicable law or agreed to in writing, software
|
|
distributed under the License is distributed on an "AS IS" BASIS,
|
|
WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
|
|
See the License for the specific language governing permissions and
|
|
limitations under the License.
|
|
*/
|
|
|
|
#ifndef _BOARD_H_
|
|
#define _BOARD_H_
|
|
|
|
/*
|
|
* Board identifier.
|
|
*/
|
|
#define BOARD_ST_NUCLEO64_F103RB
|
|
/*
|
|
* Board identifier.
|
|
*/
|
|
#define BOARD_NAME "rusEfi Wideband Controller"
|
|
|
|
/*
|
|
* Board oscillators-related settings.
|
|
* NOTE: LSE not fitted.
|
|
* NOTE: HSE not fitted.
|
|
*/
|
|
#if !defined(STM32_LSECLK)
|
|
#define STM32_LSECLK 0U
|
|
#endif
|
|
|
|
#if !defined(STM32_HSECLK)
|
|
#define STM32_HSECLK 0U
|
|
#endif
|
|
|
|
/*
|
|
* MCU type, supported types are defined in ./os/hal/platforms/hal_lld.h.
|
|
*/
|
|
#define STM32F103xB
|
|
|
|
/*
|
|
* IO pins assignments.
|
|
*/
|
|
#define GPIOA_ARD_A0 0U
|
|
#define GPIOA_ADC1_IN0 0U
|
|
#define GPIOA_ARD_A1 1U
|
|
#define GPIOA_ADC1_IN1 1U
|
|
#define GPIOA_ARD_D1 2U
|
|
#define GPIOA_USART2_TX 2U
|
|
#define GPIOA_ARD_D0 3U
|
|
#define GPIOA_USART2_RX 3U
|
|
#define GPIOA_ARD_A2 4U
|
|
#define GPIOA_ADC1_IN4 4U
|
|
#define GPIOA_LED_GREEN 5U
|
|
#define GPIOA_ARD_D13 5U
|
|
#define GPIOA_ARD_D12 6U
|
|
#define GPIOA_ARD_D11 7U
|
|
#define GPIOA_ARD_D7 8U
|
|
#define GPIOA_ARD_D8 9U
|
|
#define GPIOA_ARD_D2 10U
|
|
#define GPIOA_PIN11 11U
|
|
#define GPIOA_PIN12 12U
|
|
#define GPIOA_SWDIO 13U
|
|
#define GPIOA_SWCLK 14U
|
|
#define GPIOA_PIN15 15U
|
|
|
|
#define GPIOB_ARD_A3 0U
|
|
#define GPIOB_ADC1_IN8 0U
|
|
#define GPIOB_PIN1 1U
|
|
#define GPIOB_PIN2 2U
|
|
#define GPIOB_SWO 3U
|
|
#define GPIOB_ARD_D3 3U
|
|
#define GPIOB_ARD_D5 4U
|
|
#define GPIOB_ARD_D4 5U
|
|
#define GPIOB_ARD_D10 6U
|
|
#define GPIOB_PIN7 7U
|
|
#define GPIOB_ARD_D15 8U
|
|
#define GPIOB_ARD_D14 9U
|
|
#define GPIOB_ARD_D6 10U
|
|
#define GPIOB_PIN11 11U
|
|
#define GPIOB_PIN12 12U
|
|
#define GPIOB_PIN13 13U
|
|
#define GPIOB_PIN14 14U
|
|
#define GPIOB_PIN15 15U
|
|
|
|
#define GPIOC_ARD_A5 0U
|
|
#define GPIOC_ADC1_IN11 0U
|
|
#define GPIOC_ARD_A4 1U
|
|
#define GPIOC_ADC1_IN10 1U
|
|
#define GPIOC_PIN2 2U
|
|
#define GPIOC_PIN3 3U
|
|
#define GPIOC_PIN4 4U
|
|
#define GPIOC_PIN5 5U
|
|
#define GPIOC_PIN6 6U
|
|
#define GPIOC_ARD_D9 7U
|
|
#define GPIOC_PIN8 8U
|
|
#define GPIOC_PIN9 9U
|
|
#define GPIOC_PIN10 10U
|
|
#define GPIOC_PIN11 11U
|
|
#define GPIOC_PIN12 12U
|
|
#define GPIOC_BUTTON 13U
|
|
#define GPIOC_PIN14 14U
|
|
#define GPIOC_PIN15 15U
|
|
|
|
#define GPIOD_OSC_IN 0U
|
|
#define GPIOD_PIN0 0U
|
|
#define GPIOD_OSC_OUT 1U
|
|
#define GPIOD_PIN1 1U
|
|
#define GPIOD_PIN2 2U
|
|
#define GPIOD_PIN3 3U
|
|
#define GPIOD_PIN4 4U
|
|
#define GPIOD_PIN5 5U
|
|
#define GPIOD_PIN6 6U
|
|
#define GPIOD_PIN7 7U
|
|
#define GPIOD_PIN8 8U
|
|
#define GPIOD_PIN9 9U
|
|
#define GPIOD_PIN10 10U
|
|
#define GPIOD_PIN11 11U
|
|
#define GPIOD_PIN12 12U
|
|
#define GPIOD_PIN13 13U
|
|
#define GPIOD_PIN14 14U
|
|
#define GPIOD_PIN15 15U
|
|
|
|
#define GPIOE_PIN0 0U
|
|
#define GPIOE_PIN1 1U
|
|
#define GPIOE_PIN2 2U
|
|
#define GPIOE_PIN3 3U
|
|
#define GPIOE_PIN4 4U
|
|
#define GPIOE_PIN5 5U
|
|
#define GPIOE_PIN6 6U
|
|
#define GPIOE_PIN7 7U
|
|
#define GPIOE_PIN8 8U
|
|
#define GPIOE_PIN9 9U
|
|
#define GPIOE_PIN10 10U
|
|
#define GPIOE_PIN11 11U
|
|
#define GPIOE_PIN12 12U
|
|
#define GPIOE_PIN13 13U
|
|
#define GPIOE_PIN14 14U
|
|
#define GPIOE_PIN15 15U
|
|
|
|
#define GPIOF_PIN0 0U
|
|
#define GPIOF_PIN1 1U
|
|
#define GPIOF_PIN2 2U
|
|
#define GPIOF_PIN3 3U
|
|
#define GPIOF_PIN4 4U
|
|
#define GPIOF_PIN5 5U
|
|
#define GPIOF_PIN6 6U
|
|
#define GPIOF_PIN7 7U
|
|
#define GPIOF_PIN8 8U
|
|
#define GPIOF_PIN9 9U
|
|
#define GPIOF_PIN10 10U
|
|
#define GPIOF_PIN11 11U
|
|
#define GPIOF_PIN12 12U
|
|
#define GPIOF_PIN13 13U
|
|
#define GPIOF_PIN14 14U
|
|
#define GPIOF_PIN15 15U
|
|
/*
|
|
* I/O ports initial setup, this configuration is established soon after reset
|
|
* in the initialization code.
|
|
*
|
|
* The digits have the following meaning:
|
|
* 0 - Analog input.
|
|
* 1 - Push Pull output 10MHz.
|
|
* 2 - Push Pull output 2MHz.
|
|
* 3 - Push Pull output 50MHz.
|
|
* 4 - Digital input.
|
|
* 5 - Open Drain output 10MHz.
|
|
* 6 - Open Drain output 2MHz.
|
|
* 7 - Open Drain output 50MHz.
|
|
* 8 - Digital input with PullUp or PullDown resistor depending on ODR.
|
|
* 9 - Alternate Push Pull output 10MHz.
|
|
* A - Alternate Push Pull output 2MHz.
|
|
* B - Alternate Push Pull output 50MHz.
|
|
* C - Reserved.
|
|
* D - Alternate Open Drain output 10MHz.
|
|
* E - Alternate Open Drain output 2MHz.
|
|
* F - Alternate Open Drain output 50MHz.
|
|
* Please refer to the STM32 Reference Manual for details.
|
|
*/
|
|
|
|
/*
|
|
* Port A setup.
|
|
* Everything input with pull-up except:
|
|
* PA0 - Ip_sense (analog in).
|
|
* PA1 - Ip_dac (PWM) (output pushpull, alternate).
|
|
* PA2 - Vm_sense (analog in).
|
|
* PA3 - Un_sense (analog in).
|
|
* PA4 - Vm (analog in, unused).
|
|
* PA8 - Green LED (output pushpull).
|
|
* PA9 - UART TX (output pushpull, alternate).
|
|
* PA10 - UART RX (digital input, alternate).
|
|
* PA11 - CAN RX (digital input, alternate).
|
|
* PA12 - CAN TX (output pushpull, alternate).
|
|
* PA13 - Pull-up input (GPIOA_SWDIO).
|
|
* PA14 - Pull-down input (GPIOA_SWCLK).
|
|
*/
|
|
#define VAL_GPIOACRL 0x88800020 /* PA7...PA0 */
|
|
#define VAL_GPIOACRH 0x888B88B2 /* PA15...PA8 */
|
|
#define VAL_GPIOAODR 0xFFFFFFFF
|
|
|
|
/*
|
|
* Port B setup.
|
|
* Everything input with pull-up except:
|
|
* PB12 - Nernst ESR driver (GPIO) (output pushpull)
|
|
* PB13 - Blue LED (output pushpull)
|
|
*/
|
|
#define VAL_GPIOBCRL 0x88888888 /* PB7...PB0 */
|
|
#define VAL_GPIOBCRH 0x88888888 /* PB15...PB8 */
|
|
#define VAL_GPIOBODR 0xFFFFFFFF
|
|
|
|
/*
|
|
* Port C setup.
|
|
* Everything input with pull-up except:
|
|
*/
|
|
#define VAL_GPIOCCRL 0x88888888 /* PC7...PC0 */
|
|
#define VAL_GPIOCCRH 0x88888888 /* PC15...PC8 */
|
|
#define VAL_GPIOCODR 0xFFFFFFFF
|
|
|
|
/*
|
|
* Port D setup.
|
|
* Everything input with pull-up except:
|
|
*/
|
|
#define VAL_GPIODCRL 0x88888888 /* PD7...PD0 */
|
|
#define VAL_GPIODCRH 0x88888888 /* PD15...PD8 */
|
|
#define VAL_GPIODODR 0xFFFFFFFF
|
|
|
|
/*
|
|
* Port E setup.
|
|
* Everything input with pull-up except:
|
|
*/
|
|
#define VAL_GPIOECRL 0x88888888 /* PE7...PE0 */
|
|
#define VAL_GPIOECRH 0x88888888 /* PE15...PE8 */
|
|
#define VAL_GPIOEODR 0xFFFFFFFF
|
|
|
|
/*
|
|
* USB bus activation macro, required by the USB driver.
|
|
*/
|
|
#define usb_lld_connect_bus(usbp)
|
|
|
|
/*
|
|
* USB bus de-activation macro, required by the USB driver.
|
|
*/
|
|
#define usb_lld_disconnect_bus(usbp)
|
|
|
|
#if !defined(_FROM_ASM_)
|
|
#ifdef __cplusplus
|
|
extern "C" {
|
|
#endif
|
|
void boardInit(void);
|
|
#ifdef __cplusplus
|
|
}
|
|
#endif
|
|
#endif /* _FROM_ASM_ */
|
|
|
|
#endif /* _BOARD_H_ */
|