zecfoundation
/
zcash-fpga
mirror of https://github.com/ZcashFoundation/zcash-fpga.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity
122 Commits 1 Branch 4 Tags 32 MiB
SystemVerilog 84.4%
C++ 5.5%
Tcl 5.3%
Python 1.6%
Filebench WML 1.5%
Other 1.7%
Go to file
bsdevlin b535f18d36 fix fifo naming 2019-04-18 09:56:32 -04:00
apps/python bug fix and updates 2019-04-11 23:34:33 -04:00
bittware_xupvvh Timing improvements 2019-04-14 14:08:40 -04:00
ip_cores fix fifo naming 2019-04-18 09:56:32 -04:00
zcash_fpga Merge branch 'master' of https://github.com/bsdevlin/zcash-fpga.git 2019-04-18 09:53:28 -04:00
.project Initial files for the Blake2B core 2019-02-12 00:07:18 +08:00
LICENSE Create LICENSE 2019-02-15 01:24:46 -05:00
README.md Update readme file 2019-02-19 09:32:24 -05:00

README.md

zcash-fpga

Repo for Zcash FPGA projects code and documents.

Overview

These have been designed targetted for Xilinx boards (US+) and therefore contain Xilinx-specific IP.

zcash_verif

This is the top level for the Zcash verification FPGA board. It targets both Xilinx Virtex UltraScale+ FPGA VCU118 Evaluation Kit, and Amazon EC2 F1 Instances.

Architecture document is here

ip_cores

These contain custom IP cores used in the projects in this repo.

  • blake2b - A simple implementation of blake2b and a pipline-unrolled version for high performance.
  • common - Packages and interfaces that are shared.
  • fifo - Fifo implementations
  • parsing - Blocks for parsing/processing streams, as well as testbench files.