AMT-Cheif
/
ROsiM
mirror of https://github.com/AMT-Cheif/ROsiM.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity
143 Commits 1 Branch 0 Tags 9.5 MiB
Commit Graph

143 Commits

Author SHA1 Message Date
Fabio Battaglia 0947861e7b Update KiCad URL 2021-11-09 07:50:12 +01:00
Fabio Battaglia fb7bb02c64 Update 27C512 pod 2021-01-21 09:57:08 +01:00
Fabio Battaglia 8b6c36b98d Update 27C400 Pod 2021-01-21 09:32:02 +01:00
Fabio Battaglia fa3ed221fd Update 27C040 pod 2021-01-21 08:14:24 +01:00
Fabio Battaglia 2b6e5ebb27 Updated README 2021-01-21 07:47:48 +01:00
Fabio Battaglia 886c73b207 Lower specification of F1 to 200mA, to stay under BAT48 max current 2021-01-21 07:43:08 +01:00
Fabio Battaglia 4d5346e6fe Added schottky diode on USB +5v input 2021-01-21 07:42:13 +01:00
Fabio Battaglia ed3a8aa1db Updated README 2020-12-14 15:50:59 +01:00
Fabio Battaglia 23c47e652b Updated README 2020-12-14 07:50:29 +01:00
Fabio Battaglia 04bc002b93 Update ROsiM design 2020-12-13 07:06:42 +01:00
Fabio Battaglia 7aed52d36b Update all the pods to include the diode 2020-12-12 16:17:30 +01:00
Fabio Battaglia 8533a6c2f1 Update the 27C512 pod by adding a protection diode 2020-12-12 16:01:56 +01:00
Fabio Battaglia 2172500c56 unroll loops in fill_sipo_buffer, as it gives a good speed boost 2020-12-02 10:34:56 +01:00
Fabio Battaglia 0bcaf8cd3f remove unised proto 2020-12-02 10:15:57 +01:00
Fabio Battaglia fb0d446bdf optimize generating the the sipo buffer 2020-12-02 09:57:36 +01:00
Fabio Battaglia 0a4cfb538a Use single method to fill sipo buffer 2020-12-02 08:42:05 +01:00
Fabio Battaglia 4eccc3fbd4 use a specific define for a triple "nop" 2020-12-01 07:58:43 +01:00
Fabio Battaglia 8f31edffd6 Slow down PISO access a bit to avoid potential timing issues 2020-11-30 23:06:55 +01:00
Fabio Battaglia cae6164d7b Optimize build, replace function with macro 2020-11-30 18:44:58 +01:00
Fabio Battaglia 897548be56 Reduce baudrate to avoid issues with some adapters 2020-11-30 17:21:17 +01:00
Fabio Battaglia 11d2a35b3e no need to use an int for a 4 bit value... 2020-11-30 16:51:50 +01:00
Fabio Battaglia ffdb3153a6 No need to use 16bit values 2020-11-30 16:48:52 +01:00
Fabio Battaglia ca3e142366 Updated speed for serial connection to 500k 2020-11-30 16:15:59 +01:00
Fabio Battaglia d0fefa4034 Lowered the delays 2020-11-30 15:54:16 +01:00
Fabio Battaglia 8c479f1e91 Updated TODO 2020-11-30 14:00:14 +01:00
Fabio Battaglia dc7a8142bc Add gerbers for boards 2020-11-27 09:43:39 +01:00
Fabio Battaglia a2932608f9 Added errata 2020-11-27 08:19:22 +01:00
Fabio Battaglia f66bb58766 Update the schematics 2020-11-27 08:17:33 +01:00
Fabio Battaglia 5c6cfc46a4 Update picture 2020-11-24 10:05:35 +01:00
Fabio Battaglia 7c2fe941f0 Whoops, a cap was inverted 2020-11-24 10:01:24 +01:00
Fabio Battaglia 4408f15730 Updated readme and 1.3 pcb 2020-11-24 09:46:25 +01:00
Fabio Battaglia 39ce3cc1d5 Updated README 2020-11-24 09:25:24 +01:00
Fabio Battaglia 955bb7eeae Add rev 1.3 design 2020-11-24 09:23:20 +01:00
Fabio Battaglia 138f706ecf Begin designing rev 1.3 2020-11-24 09:08:11 +01:00
Fabio Battaglia c49869e047 Remove support for reset inversion, obsolete with rev 1.2 2020-11-23 08:07:33 +01:00
Fabio Battaglia e63b8e631d Updating for 1.2 PCB 2020-11-23 08:05:46 +01:00
Fabio Battaglia a306f61704 Renamed ROsiM board 2020-11-23 07:24:30 +01:00
Fabio Battaglia 2cc4221f65 Change target name 2020-11-22 18:44:04 +01:00
Fabio Battaglia b03848602e the set_defaults functions now can exclude the reset line 2020-11-22 17:46:35 +01:00
Fabio Battaglia f740890223 Add code to invert reset logic, uniform reset parameter with the rest 2020-11-22 12:19:14 +01:00
Fabio Battaglia 55f64de353 Updated TODO 2020-11-22 10:15:52 +01:00
Fabio Battaglia 55df1dc941 Force unused address lines to low for 27C512 pod 2020-11-22 09:18:09 +01:00
Fabio Battaglia b9c3d61427 Force the board in a safe state when we're forcing a reset 2020-11-22 09:14:27 +01:00
Fabio Battaglia d223881980 Added a500 socket 2020-11-21 19:34:09 +01:00
Fabio Battaglia 60e71d626f Add socket for 27C020 and 27C040 2020-11-21 18:51:11 +01:00
Fabio Battaglia b7c805069b Add 27C400 / 8 bit mode socket 2020-11-21 18:28:12 +01:00
Fabio Battaglia d0d8aace44 Add 27C400/16 socket 2020-11-21 18:17:27 +01:00
Fabio Battaglia e5d34681e1 Added pod for 27C400, modified other pods 2020-11-21 17:42:33 +01:00
Fabio Battaglia bb8b7dda3b Add pod for 27040 2020-11-21 15:22:08 +01:00
Fabio Battaglia 6afe844488 Add 2716 socket 2020-11-21 14:59:47 +01:00