Go to file
OrchardPerformance 826b0eecf6 1.5 gerb fix
Fixed gnd issue and via on 1.5, re-published gerb and pdf to maintain a proper history as some of these exist.
2024-11-27 23:17:24 +00:00
PG-DSO-36-72.pretty
PowerSSO.pretty
ampseal.pretty
conn_5_2.5mm.pretty
export 1.5 gerb fix 2024-11-27 23:17:24 +00:00
git_scripts
jlcpcb route trigger scope pin (exports) 2024-11-14 00:42:31 -08:00
proteus-backups
sunlord-MWSA0503.pretty
tsdso24.pretty
via.pretty
.gitignore 1.6 BOM tweaks, outputs draft 2024-11-01 15:29:29 -07:00
.gitmodules
Changelog.md
Keep_Alive.kicad_sch update schematic title block 2024-11-14 00:42:38 -08:00
README.md
bts4175.dcm
bts4175.lib
etb-9201.kicad_sch
fp-lib-table
highside_quad.kicad_sch update schematic title block 2024-11-14 00:42:38 -08:00
ign4.kicad_sch update schematic title block 2024-11-14 00:42:38 -08:00
infineon_psu.dcm
infineon_psu.lib
knock.kicad_sch update schematic title block 2024-11-14 00:42:38 -08:00
lmr14020.dcm
lmr14020.lib
lowside_quad.kicad_sch update schematic title block 2024-11-14 00:42:38 -08:00
max9924.dcm
max9924.lib
mcu.kicad_sch update schematic title block 2024-11-14 00:42:38 -08:00
polygonus-Shortage-Version.kicad_pcb route trigger scope pin (exports) 2024-11-14 00:42:31 -08:00
polygonus-Shortage-Version.kicad_prl schematic pdf 2024-11-02 12:02:15 -07:00
polygonus-Shortage-Version.kicad_pro schematic export settings 2024-11-14 00:48:53 -08:00
polygonus-Shortage-Version.kicad_sch update schematic title block 2024-11-14 00:42:38 -08:00
polygonus-Shortage-Version.lib
polygonus-cache.lib
psu.kicad_sch update schematic title block 2024-11-14 00:42:38 -08:00
quad_analog.kicad_sch update schematic title block 2024-11-14 00:42:38 -08:00
quad_analog_pullup.kicad_sch update schematic title block 2024-11-14 00:42:38 -08:00
sym-lib-table make hardware updates: 2024-11-01 14:02:59 -07:00
tle9201_2.dcm
tle9201_2.lib
tle9471.dcm
tle9471.lib
triggers.kicad_sch update schematic title block 2024-11-14 00:42:38 -08:00
triggers.kicad_sch-bak
vnld5090.lib make hardware updates: 2024-11-01 14:02:59 -07:00
vnq7140aj.dcm
vnq7140aj.lib

README.md

Polygonus

Polygonus - FOME PNP Brain unit

In scope -

  • Critical systems on the majority of PNP targets
  • up to 8 cylinder capability built into the brain board
  • Full feature set of the protues broken out to pins meaning vheicle board can add the additional circuits if required

Out of scope -

  • Race cars and tuned cars with large ammounts of additional equipment (that's for a wire in proteus or atlas)
  • Non-standard engines in chassis
  • Additional equipment beyond common mods to the chassis

Intended form factor - 80mm x 80mm up to 85mm x 85mm to suit the majority of cases but ideally as small as practical

Current list of parts dropped from Proteus:

  • 4x lowsides (remove two VNLD5090) LS 9 - 12 routed to plugs
  • 4x High/low (TC4427) IGN 9 - 12 removed and routed to pins
  • Knock signal headphone jack () Line out removed from filtered 1 and 2
  • Both ETB (TLE9201 only added if vehicle needs ) Removing ETB means routing Dis, Dir and PWM to pins adds 2 pins to total
  • Both VR (board reconfigured for hall and MAX added if vehicle needs VR, also larger MAX chip can be used) VR1+ and VR2+ connected to input pins, VR- Removed from pins

Requirement to route 3.3v and 5v out of board for additional vehicle board equipment

Added keep alive voltage pin