OrchardPerformance
|
cfbe1cb6f4
|
Added 5x RSVD reserved pins for later
|
2022-10-02 15:17:40 +01:00 |
|
OrchardPerformance
|
843ed8d339
|
Updated gerb and JLC bom
|
2022-08-30 19:05:45 +01:00 |
|
OrchardPerformance
|
8f9f416211
|
Added vias, did another DRC, generated gerb, BOM and .pos files
|
2022-08-30 16:39:50 +01:00 |
|
OrchardPerformance
|
996ab315bf
|
Generated Gerb and drill file
|
2022-08-29 02:20:03 +01:00 |
|
OrchardPerformance
|
5176177d80
|
Added some vias to high sides
|
2022-08-29 02:10:46 +01:00 |
|
OrchardPerformance
|
09b3998e8b
|
DRC completed
LS gives errors due to only tab connected, deliberate.
Some silk screen overlaps.
|
2022-08-29 01:50:48 +01:00 |
|
OrchardPerformance
|
eba98e3de6
|
Added additional diode to keep alive for protection
|
2022-08-29 00:47:27 +01:00 |
|
OrchardPerformance
|
29bff87f3e
|
Added Keep_Alive power circuit
|
2022-08-29 00:18:40 +01:00 |
|
OrchardPerformance
|
6e808e3659
|
Added Hall input stuff for VR pins
|
2022-08-28 23:17:46 +01:00 |
|
OrchardPerformance
|
eaa04d7883
|
Added low sides and fixed some DRC issues
|
2022-08-17 03:55:31 +01:00 |
|
OrchardPerformance
|
1e5fb49422
|
Completed Highsides and moved lowside resistors
|
2022-08-17 00:11:33 +01:00 |
|
OrchardPerformance
|
0ece4b39aa
|
Moved highsides about
|
2022-08-16 18:01:55 +01:00 |
|
OrchardPerformance
|
578f1a434f
|
Switched highsides, changed TC4427 footprint, swapped USB to other side
|
2022-08-16 17:14:01 +01:00 |
|
OrchardPerformance
|
cbcde4fd54
|
Create shortage version and replace can transceivers
|
2022-08-15 01:58:03 +01:00 |