2012-05-15 10:01:41 -07:00
|
|
|
/*
|
|
|
|
|
ChibiOS/RT - Copyright (C) 2006,2007,2008,2009,2010,
|
|
|
|
|
2011,2012 Giovanni Di Sirio.
|
|
|
|
|
|
|
|
|
|
This file is part of ChibiOS/RT.
|
|
|
|
|
|
|
|
|
|
ChibiOS/RT is free software; you can redistribute it and/or modify
|
|
|
|
|
it under the terms of the GNU General Public License as published by
|
|
|
|
|
the Free Software Foundation; either version 3 of the License, or
|
|
|
|
|
(at your option) any later version.
|
|
|
|
|
|
|
|
|
|
ChibiOS/RT is distributed in the hope that it will be useful,
|
|
|
|
|
but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
|
|
|
MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
|
|
|
GNU General Public License for more details.
|
|
|
|
|
|
|
|
|
|
You should have received a copy of the GNU General Public License
|
|
|
|
|
along with this program. If not, see <http://www.gnu.org/licenses/>.
|
|
|
|
|
*/
|
|
|
|
|
|
|
|
|
|
#ifndef _BOARD_H_
|
|
|
|
|
#define _BOARD_H_
|
|
|
|
|
|
|
|
|
|
/*
|
|
|
|
|
* Setup for STMicroelectronics STM32F0-Discovery board.
|
|
|
|
|
*/
|
|
|
|
|
|
|
|
|
|
/*
|
|
|
|
|
* Board identifier.
|
|
|
|
|
*/
|
2012-06-21 09:48:35 -07:00
|
|
|
#define BOARD_ST_STM32F0_DISCOVERY
|
|
|
|
|
#define BOARD_NAME "ST STM32F0-Discovery"
|
2012-05-15 10:01:41 -07:00
|
|
|
|
|
|
|
|
/*
|
|
|
|
|
* Board frequencies.
|
|
|
|
|
* NOTE: The both crystals are not fitted by default on the board but there
|
|
|
|
|
* the option to both mount an 8MHz HE crystal or drive HSE with an
|
|
|
|
|
* 8MHz clock from the on-board ST-Link. LSE can be optionally mounted
|
|
|
|
|
* too.
|
|
|
|
|
*/
|
|
|
|
|
#if defined(DISCOVERY_HSE_MOUNTED) && defined(DISCOVERY_HSE_DRIVEN)
|
|
|
|
|
#error "HSE OSC-IN cannot be both crystal equipped and externally driven"
|
|
|
|
|
#endif
|
|
|
|
|
|
|
|
|
|
#if defined(DISCOVERY_LSE_MOUNTED)
|
|
|
|
|
#define STM32_LSECLK 32768
|
|
|
|
|
#else
|
|
|
|
|
#define STM32_LSECLK 0
|
|
|
|
|
#endif
|
|
|
|
|
|
|
|
|
|
#if defined(DISCOVERY_HSE_MOUNTED) || defined(DISCOVERY_HSE_DRIVEN)
|
|
|
|
|
#define STM32_HSECLK 8000000
|
|
|
|
|
#else
|
|
|
|
|
#define STM32_HSECLK 0
|
|
|
|
|
#endif
|
|
|
|
|
|
|
|
|
|
#if defined(DISCOVERY_HSE_DRIVEN)
|
|
|
|
|
#define STM32_HSE_BYPASS
|
|
|
|
|
#endif
|
|
|
|
|
|
|
|
|
|
/*
|
|
|
|
|
* MCU type as defined in the ST header file stm32f0xx.h.
|
|
|
|
|
*/
|
|
|
|
|
#define STM32F0XX
|
|
|
|
|
|
|
|
|
|
/*
|
|
|
|
|
* IO pins assignments.
|
|
|
|
|
*/
|
|
|
|
|
#define GPIOA_BUTTON 0
|
|
|
|
|
|
|
|
|
|
#define GPIOC_LED4 8
|
|
|
|
|
#define GPIOC_LED3 9
|
|
|
|
|
|
|
|
|
|
/*
|
|
|
|
|
* I/O ports initial setup, this configuration is established soon after reset
|
|
|
|
|
* in the initialization code.
|
|
|
|
|
* Please refer to the STM32 Reference Manual for details.
|
|
|
|
|
*/
|
|
|
|
|
#define PIN_MODE_INPUT(n) (0U << ((n) * 2))
|
|
|
|
|
#define PIN_MODE_OUTPUT(n) (1U << ((n) * 2))
|
|
|
|
|
#define PIN_MODE_ALTERNATE(n) (2U << ((n) * 2))
|
|
|
|
|
#define PIN_MODE_ANALOG(n) (3U << ((n) * 2))
|
|
|
|
|
#define PIN_OTYPE_PUSHPULL(n) (0U << (n))
|
|
|
|
|
#define PIN_OTYPE_OPENDRAIN(n) (1U << (n))
|
|
|
|
|
#define PIN_OSPEED_400K(n) (0U << ((n) * 2))
|
|
|
|
|
#define PIN_OSPEED_2M(n) (1U << ((n) * 2))
|
|
|
|
|
#define PIN_OSPEED_10M(n) (2U << ((n) * 2))
|
|
|
|
|
#define PIN_OSPEED_40M(n) (3U << ((n) * 2))
|
|
|
|
|
#define PIN_PUDR_FLOATING(n) (0U << ((n) * 2))
|
|
|
|
|
#define PIN_PUDR_PULLUP(n) (1U << ((n) * 2))
|
|
|
|
|
#define PIN_PUDR_PULLDOWN(n) (2U << ((n) * 2))
|
|
|
|
|
#define PIN_AFIO_AF(n, v) ((v##U) << ((n % 8) * 4))
|
|
|
|
|
|
|
|
|
|
/*
|
|
|
|
|
* Port A setup.
|
|
|
|
|
* All input with pull-up except:
|
|
|
|
|
* PA0 - GPIOA_BUTTON (input floating).
|
|
|
|
|
* PA13 - JTMS/SWDAT (alternate 0).
|
|
|
|
|
* PA14 - JTCK/SWCLK (alternate 0).
|
|
|
|
|
*/
|
|
|
|
|
#define VAL_GPIOA_MODER (PIN_MODE_INPUT(GPIOA_BUTTON) | \
|
|
|
|
|
PIN_MODE_INPUT(1) | \
|
|
|
|
|
PIN_MODE_INPUT(2) | \
|
|
|
|
|
PIN_MODE_INPUT(3) | \
|
|
|
|
|
PIN_MODE_INPUT(4) | \
|
|
|
|
|
PIN_MODE_INPUT(5) | \
|
|
|
|
|
PIN_MODE_INPUT(6) | \
|
|
|
|
|
PIN_MODE_INPUT(7) | \
|
|
|
|
|
PIN_MODE_INPUT(8) | \
|
|
|
|
|
PIN_MODE_INPUT(9) | \
|
|
|
|
|
PIN_MODE_INPUT(10) | \
|
|
|
|
|
PIN_MODE_INPUT(11) | \
|
|
|
|
|
PIN_MODE_INPUT(12) | \
|
|
|
|
|
PIN_MODE_ALTERNATE(13) | \
|
|
|
|
|
PIN_MODE_ALTERNATE(14) | \
|
|
|
|
|
PIN_MODE_INPUT(15))
|
|
|
|
|
#define VAL_GPIOA_OTYPER 0x00000000
|
|
|
|
|
#define VAL_GPIOA_OSPEEDR 0xFFFFFFFF
|
|
|
|
|
#define VAL_GPIOA_PUPDR (PIN_PUDR_FLOATING(GPIOA_BUTTON) | \
|
|
|
|
|
PIN_PUDR_PULLUP(1) | \
|
|
|
|
|
PIN_PUDR_PULLUP(2) | \
|
|
|
|
|
PIN_PUDR_PULLUP(3) | \
|
|
|
|
|
PIN_PUDR_PULLUP(4) | \
|
|
|
|
|
PIN_PUDR_PULLUP(5) | \
|
|
|
|
|
PIN_PUDR_PULLUP(6) | \
|
|
|
|
|
PIN_PUDR_PULLUP(7) | \
|
|
|
|
|
PIN_PUDR_PULLUP(8) | \
|
|
|
|
|
PIN_PUDR_PULLUP(9) | \
|
|
|
|
|
PIN_PUDR_PULLUP(10) | \
|
|
|
|
|
PIN_PUDR_PULLUP(11) | \
|
|
|
|
|
PIN_PUDR_PULLUP(12) | \
|
2012-05-18 08:29:20 -07:00
|
|
|
PIN_PUDR_FLOATING(13) | \
|
|
|
|
|
PIN_PUDR_FLOATING(14) | \
|
2012-05-15 10:01:41 -07:00
|
|
|
PIN_PUDR_PULLUP(15))
|
|
|
|
|
#define VAL_GPIOA_ODR 0xFFFFFFFF
|
|
|
|
|
#define VAL_GPIOA_AFRL 0x00000000
|
|
|
|
|
#define VAL_GPIOA_AFRH 0x00000000
|
|
|
|
|
|
|
|
|
|
/*
|
|
|
|
|
* Port B setup.
|
|
|
|
|
* All input with pull-up except:
|
|
|
|
|
*/
|
|
|
|
|
#define VAL_GPIOB_MODER (PIN_MODE_INPUT(0) | \
|
|
|
|
|
PIN_MODE_INPUT(1) | \
|
|
|
|
|
PIN_MODE_INPUT(2) | \
|
|
|
|
|
PIN_MODE_INPUT(3) | \
|
|
|
|
|
PIN_MODE_INPUT(4) | \
|
|
|
|
|
PIN_MODE_INPUT(5) | \
|
|
|
|
|
PIN_MODE_INPUT(6) | \
|
|
|
|
|
PIN_MODE_INPUT(7) | \
|
|
|
|
|
PIN_MODE_INPUT(8) | \
|
|
|
|
|
PIN_MODE_INPUT(9) | \
|
|
|
|
|
PIN_MODE_INPUT(10) | \
|
|
|
|
|
PIN_MODE_INPUT(11) | \
|
|
|
|
|
PIN_MODE_INPUT(12) | \
|
|
|
|
|
PIN_MODE_INPUT(13) | \
|
|
|
|
|
PIN_MODE_INPUT(14) | \
|
|
|
|
|
PIN_MODE_INPUT(15))
|
|
|
|
|
#define VAL_GPIOB_OTYPER 0x00000000
|
|
|
|
|
#define VAL_GPIOB_OSPEEDR 0xFFFFFFFF
|
|
|
|
|
#define VAL_GPIOB_PUPDR (PIN_PUDR_PULLUP(0) | \
|
|
|
|
|
PIN_PUDR_PULLUP(1) | \
|
|
|
|
|
PIN_PUDR_PULLUP(2) | \
|
|
|
|
|
PIN_PUDR_PULLUP(3) | \
|
|
|
|
|
PIN_PUDR_PULLUP(4) | \
|
|
|
|
|
PIN_PUDR_PULLUP(5) | \
|
|
|
|
|
PIN_PUDR_PULLUP(6) | \
|
|
|
|
|
PIN_PUDR_PULLUP(7) | \
|
|
|
|
|
PIN_PUDR_PULLUP(8) | \
|
|
|
|
|
PIN_PUDR_PULLUP(9) | \
|
|
|
|
|
PIN_PUDR_PULLUP(10) | \
|
|
|
|
|
PIN_PUDR_PULLUP(11) | \
|
|
|
|
|
PIN_PUDR_PULLUP(12) | \
|
|
|
|
|
PIN_PUDR_PULLUP(13) | \
|
|
|
|
|
PIN_PUDR_PULLUP(14) | \
|
|
|
|
|
PIN_PUDR_PULLUP(15))
|
|
|
|
|
#define VAL_GPIOB_ODR 0xFFFFFFFF
|
|
|
|
|
#define VAL_GPIOB_AFRL 0x00000000
|
|
|
|
|
#define VAL_GPIOB_AFRH 0x00000000
|
|
|
|
|
|
|
|
|
|
/*
|
|
|
|
|
* Port C setup.
|
|
|
|
|
* All input with pull-up except:
|
|
|
|
|
* PC8 - GPIOC_LED4 (output push-pull).
|
|
|
|
|
* PC9 - GPIOC_LED3 (output push-pull).
|
|
|
|
|
* PC13 - OSC32_OUT (input floating).
|
|
|
|
|
* PC14 - OSC32_IN (input floating).
|
|
|
|
|
*/
|
|
|
|
|
#define VAL_GPIOC_MODER (PIN_MODE_INPUT(0) | \
|
|
|
|
|
PIN_MODE_INPUT(1) | \
|
|
|
|
|
PIN_MODE_INPUT(2) | \
|
|
|
|
|
PIN_MODE_INPUT(3) | \
|
|
|
|
|
PIN_MODE_INPUT(4) | \
|
|
|
|
|
PIN_MODE_INPUT(5) | \
|
|
|
|
|
PIN_MODE_INPUT(6) | \
|
|
|
|
|
PIN_MODE_INPUT(7) | \
|
|
|
|
|
PIN_MODE_OUTPUT(GPIOC_LED4) | \
|
|
|
|
|
PIN_MODE_OUTPUT(GPIOC_LED3) | \
|
|
|
|
|
PIN_MODE_INPUT(10) | \
|
|
|
|
|
PIN_MODE_INPUT(11) | \
|
|
|
|
|
PIN_MODE_INPUT(12) | \
|
|
|
|
|
PIN_MODE_INPUT(13) | \
|
|
|
|
|
PIN_MODE_INPUT(14) | \
|
|
|
|
|
PIN_MODE_INPUT(15))
|
|
|
|
|
#define VAL_GPIOC_OTYPER 0x00000000
|
|
|
|
|
#define VAL_GPIOC_OSPEEDR 0xFFFFFFFF
|
|
|
|
|
#define VAL_GPIOC_PUPDR (PIN_PUDR_PULLUP(0) | \
|
|
|
|
|
PIN_PUDR_PULLUP(1) | \
|
|
|
|
|
PIN_PUDR_PULLUP(2) | \
|
|
|
|
|
PIN_PUDR_PULLUP(3) | \
|
|
|
|
|
PIN_PUDR_PULLUP(4) | \
|
|
|
|
|
PIN_PUDR_PULLUP(5) | \
|
|
|
|
|
PIN_PUDR_PULLUP(6) | \
|
|
|
|
|
PIN_PUDR_PULLUP(7) | \
|
|
|
|
|
PIN_PUDR_FLOATING(GPIOC_LED4) | \
|
|
|
|
|
PIN_PUDR_FLOATING(GPIOC_LED3) | \
|
|
|
|
|
PIN_PUDR_PULLUP(10) | \
|
|
|
|
|
PIN_PUDR_PULLUP(11) | \
|
|
|
|
|
PIN_PUDR_PULLUP(12) | \
|
|
|
|
|
PIN_PUDR_PULLUP(13) | \
|
|
|
|
|
PIN_PUDR_FLOATING(14) | \
|
|
|
|
|
PIN_PUDR_FLOATING(15))
|
|
|
|
|
#define VAL_GPIOC_ODR 0xFFFFFCFF
|
|
|
|
|
#define VAL_GPIOC_AFRL 0x00000000
|
|
|
|
|
#define VAL_GPIOC_AFRH 0x00000000
|
|
|
|
|
|
|
|
|
|
/*
|
|
|
|
|
* Port D setup.
|
|
|
|
|
* All input with pull-up.
|
|
|
|
|
*/
|
|
|
|
|
#define VAL_GPIOD_MODER (PIN_MODE_INPUT(0) | \
|
|
|
|
|
PIN_MODE_INPUT(1) | \
|
|
|
|
|
PIN_MODE_INPUT(2) | \
|
|
|
|
|
PIN_MODE_INPUT(3) | \
|
|
|
|
|
PIN_MODE_INPUT(4) | \
|
|
|
|
|
PIN_MODE_INPUT(5) | \
|
|
|
|
|
PIN_MODE_INPUT(6) | \
|
|
|
|
|
PIN_MODE_INPUT(7) | \
|
|
|
|
|
PIN_MODE_INPUT(8) | \
|
|
|
|
|
PIN_MODE_INPUT(9) | \
|
|
|
|
|
PIN_MODE_INPUT(10) | \
|
|
|
|
|
PIN_MODE_INPUT(11) | \
|
|
|
|
|
PIN_MODE_INPUT(12) | \
|
|
|
|
|
PIN_MODE_INPUT(13) | \
|
|
|
|
|
PIN_MODE_INPUT(14) | \
|
|
|
|
|
PIN_MODE_INPUT(15))
|
|
|
|
|
#define VAL_GPIOD_OTYPER 0x00000000
|
|
|
|
|
#define VAL_GPIOD_OSPEEDR 0xFFFFFFFF
|
|
|
|
|
#define VAL_GPIOD_PUPDR (PIN_PUDR_PULLUP(0) | \
|
|
|
|
|
PIN_PUDR_PULLUP(1) | \
|
|
|
|
|
PIN_PUDR_PULLUP(2) | \
|
|
|
|
|
PIN_PUDR_PULLUP(3) | \
|
|
|
|
|
PIN_PUDR_PULLUP(4) | \
|
|
|
|
|
PIN_PUDR_PULLUP(5) | \
|
|
|
|
|
PIN_PUDR_PULLUP(6) | \
|
|
|
|
|
PIN_PUDR_PULLUP(7) | \
|
|
|
|
|
PIN_PUDR_PULLUP(8) | \
|
|
|
|
|
PIN_PUDR_PULLUP(9) | \
|
|
|
|
|
PIN_PUDR_PULLUP(10) | \
|
|
|
|
|
PIN_PUDR_PULLUP(11) | \
|
|
|
|
|
PIN_PUDR_PULLUP(12) | \
|
|
|
|
|
PIN_PUDR_PULLUP(13) | \
|
|
|
|
|
PIN_PUDR_PULLUP(14) | \
|
|
|
|
|
PIN_PUDR_PULLUP(15))
|
|
|
|
|
#define VAL_GPIOD_ODR 0xFFFFFFFF
|
|
|
|
|
#define VAL_GPIOD_AFRL 0x00000000
|
|
|
|
|
#define VAL_GPIOD_AFRH 0x00000000
|
|
|
|
|
|
|
|
|
|
/*
|
|
|
|
|
* Port F setup.
|
|
|
|
|
* All input with pull-up.
|
|
|
|
|
*/
|
|
|
|
|
#define VAL_GPIOF_MODER (PIN_MODE_INPUT(0) | \
|
|
|
|
|
PIN_MODE_INPUT(1) | \
|
|
|
|
|
PIN_MODE_INPUT(2) | \
|
|
|
|
|
PIN_MODE_INPUT(3) | \
|
|
|
|
|
PIN_MODE_INPUT(4) | \
|
|
|
|
|
PIN_MODE_INPUT(5) | \
|
|
|
|
|
PIN_MODE_INPUT(6) | \
|
|
|
|
|
PIN_MODE_INPUT(7) | \
|
|
|
|
|
PIN_MODE_INPUT(8) | \
|
|
|
|
|
PIN_MODE_INPUT(9) | \
|
|
|
|
|
PIN_MODE_INPUT(10) | \
|
|
|
|
|
PIN_MODE_INPUT(11) | \
|
|
|
|
|
PIN_MODE_INPUT(12) | \
|
|
|
|
|
PIN_MODE_INPUT(13) | \
|
|
|
|
|
PIN_MODE_INPUT(14) | \
|
|
|
|
|
PIN_MODE_INPUT(15))
|
|
|
|
|
#define VAL_GPIOF_OTYPER 0x00000000
|
|
|
|
|
#define VAL_GPIOF_OSPEEDR 0xFFFFFFFF
|
|
|
|
|
#define VAL_GPIOF_PUPDR (PIN_PUDR_PULLUP(0) | \
|
|
|
|
|
PIN_PUDR_PULLUP(1) | \
|
|
|
|
|
PIN_PUDR_PULLUP(2) | \
|
|
|
|
|
PIN_PUDR_PULLUP(3) | \
|
|
|
|
|
PIN_PUDR_PULLUP(4) | \
|
|
|
|
|
PIN_PUDR_PULLUP(5) | \
|
|
|
|
|
PIN_PUDR_PULLUP(6) | \
|
|
|
|
|
PIN_PUDR_PULLUP(7) | \
|
|
|
|
|
PIN_PUDR_PULLUP(8) | \
|
|
|
|
|
PIN_PUDR_PULLUP(9) | \
|
|
|
|
|
PIN_PUDR_PULLUP(10) | \
|
|
|
|
|
PIN_PUDR_PULLUP(11) | \
|
|
|
|
|
PIN_PUDR_PULLUP(12) | \
|
|
|
|
|
PIN_PUDR_PULLUP(13) | \
|
|
|
|
|
PIN_PUDR_PULLUP(14) | \
|
|
|
|
|
PIN_PUDR_PULLUP(15))
|
|
|
|
|
#define VAL_GPIOF_ODR 0xFFFFFFFF
|
|
|
|
|
#define VAL_GPIOF_AFRL 0x00000000
|
|
|
|
|
#define VAL_GPIOF_AFRH 0x00000000
|
|
|
|
|
|
|
|
|
|
#if !defined(_FROM_ASM_)
|
|
|
|
|
#ifdef __cplusplus
|
|
|
|
|
extern "C" {
|
|
|
|
|
#endif
|
|
|
|
|
void boardInit(void);
|
|
|
|
|
#ifdef __cplusplus
|
|
|
|
|
}
|
|
|
|
|
#endif
|
|
|
|
|
#endif /* _FROM_ASM_ */
|
|
|
|
|
|
|
|
|
|
#endif /* _BOARD_H_ */
|
