andreika-git
/
ChibiOS
mirror of https://github.com/andreika-git/ChibiOS.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

Documentation improvements. 

git-svn-id: svn://svn.code.sf.net/p/chibios/svn/trunk@14481 27425a3e-05d8-49a3-a47f-9c15f0e5edd8
This commit is contained in:
Giovanni Di Sirio 2021-06-05 07:16:28 +00:00
parent 80f66f0e49
commit 1a3c934a27
1 changed files with 12 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

12
os/rt/include/chsys.h
View File

@ -52,12 +52,24 @@
/* Derived constants and error checks. */ /* Derived constants and error checks. */
/*===========================================================================*/ /*===========================================================================*/
/**
* @brief Core zero memory affinity macro.
* @note The memory is meant to be reachable by both cores but
* preferred by core zero.
* @note Only uninitialized variables can be tagged with this attribute.
*/
#if defined(PORT_CORE0_BSS_SECTION) || defined(__DOXYGEN__) #if defined(PORT_CORE0_BSS_SECTION) || defined(__DOXYGEN__)
#define CH_SYS_CORE0_MEMORY PORT_CORE0_BSS_SECTION #define CH_SYS_CORE0_MEMORY PORT_CORE0_BSS_SECTION
#else #else
#define CH_SYS_CORE0_MEMORY /* Default.*/ #define CH_SYS_CORE0_MEMORY /* Default.*/
#endif #endif
/**
* @brief Core one memory affinity macro.
* @note The memory is meant to be reachable by both cores but
* preferred by core one.
* @note Only uninitialized variables can be tagged with this attribute.
*/
#if defined(PORT_CORE1_BSS_SECTION) || defined(__DOXYGEN__) #if defined(PORT_CORE1_BSS_SECTION) || defined(__DOXYGEN__)
#define CH_SYS_CORE1_MEMORY PORT_CORE1_BSS_SECTION #define CH_SYS_CORE1_MEMORY PORT_CORE1_BSS_SECTION
#else #else