Fixed bug #1189.
git-svn-id: svn://svn.code.sf.net/p/chibios/svn/branches/stable_20.3.x@14803 27425a3e-05d8-49a3-a47f-9c15f0e5edd8
This commit is contained in:
parent
d4a28cda98
commit
35a545b330
|
@ -808,14 +808,14 @@
|
|||
*
|
||||
* @api
|
||||
*/
|
||||
#define rccEnableLPUART1(lp) rccEnableAPBR1(RCC_APBENR1_LPTIM2EN, lp)
|
||||
#define rccEnableLPUART1(lp) rccEnableAPBR1(RCC_APBENR1_LPUART1EN, lp)
|
||||
|
||||
/**
|
||||
* @brief Disables the LPUART1 peripheral clock.
|
||||
*
|
||||
* @api
|
||||
*/
|
||||
#define rccDisableLPUART1() rccDisableAPBR1(RCC_APBENR1_LPTIM2EN)
|
||||
#define rccDisableLPUART1() rccDisableAPBR1(RCC_APBENR1_LPUART1EN)
|
||||
|
||||
/**
|
||||
* @brief Resets the USART1 peripheral.
|
||||
|
|
|
@ -83,6 +83,7 @@
|
|||
- NEW: Improved boost settings for STM32G4.
|
||||
- NEW: Files mcuconf.h for STM32F746, F767, L432, L452, L476, L496 received
|
||||
the missing setting STM32_WSPI_QUADSPI1_PRESCALER_VALUE.
|
||||
- FIX: Fixed invalid RCC LPUART1 clock enable on STM32G0xx (bug #1189).
|
||||
- FIX: Fixed wrong configuration in testex LSM6DSL demos (bug #1184).
|
||||
- FIX: Fixed STM32 ADCv3 differences in headers (bug #1182).
|
||||
- FIX: Fixed DMAv1 compile fail on STM32L011 (bug #1181).
|
||||
|
|
Loading…
Reference in New Issue