Fixed bug #1137.
git-svn-id: svn://svn.code.sf.net/p/chibios/svn/trunk@13931 27425a3e-05d8-49a3-a47f-9c15f0e5edd8
This commit is contained in:
parent
6c99545de5
commit
3ee6ebe343
|
@ -489,6 +489,34 @@
|
|||
#define rccResetADC3() rccResetAHB4(RCC_AHB4RSTR_ADC3RST)
|
||||
/** @} */
|
||||
|
||||
/**
|
||||
* @name CRC peripheral specific RCC operations
|
||||
* @{
|
||||
*/
|
||||
/**
|
||||
* @brief Enables the CRC peripheral clock.
|
||||
*
|
||||
* @param[in] lp low power enable flag
|
||||
*
|
||||
* @api
|
||||
*/
|
||||
#define rccEnableCRC(lp) rccEnableAHB4(RCC_AHB4ENR_CRCEN, lp)
|
||||
|
||||
/**
|
||||
* @brief Disables the CRC peripheral clock.
|
||||
*
|
||||
* @api
|
||||
*/
|
||||
#define rccDisableCRC() rccDisableAHB4(RCC_AHB4ENR_CRCEN)
|
||||
|
||||
/**
|
||||
* @brief Resets the CRC peripheral.
|
||||
*
|
||||
* @api
|
||||
*/
|
||||
#define rccResetCRC() rccResetAHB4(RCC_AHB4RSTR_CRCRST)
|
||||
/** @} */
|
||||
|
||||
/**
|
||||
* @name CRYP peripheral specific RCC operations
|
||||
* @{
|
||||
|
|
|
@ -123,6 +123,8 @@
|
|||
MEMS Accelerometers.
|
||||
- NEW: Safer messages mechanism for sandboxes (to be backported to 20.3.1).
|
||||
- NEW: Added latency measurement test application.
|
||||
- FIX: Fixed STM32H7xx Missing CRC RCC macros (bug #1137)
|
||||
(backported to 20.3.3).
|
||||
- FIX: Fixed STM32L0x wrong ISR names for USART 4 and 5 (bug #1136)
|
||||
(backported to 20.3.3).
|
||||
- FIX: Fixed OTG_FS error on STM32H7 (bug #1135)
|
||||
|
|
Loading…
Reference in New Issue