Fixed Bug #746
git-svn-id: svn://svn.code.sf.net/p/chibios/svn/branches/stable_16.1.x@9530 35acf78f-673a-0410-8e92-d51de3d6d3f4
This commit is contained in:
parent
592e257fde
commit
4b7aa7e476
|
@ -633,32 +633,32 @@
|
|||
#endif
|
||||
|
||||
/**
|
||||
* @brief MC01 clock source value.
|
||||
* @note The default value outputs HSI clock on MC01 pin.
|
||||
* @brief MCO1 clock source value.
|
||||
* @note The default value outputs HSI clock on MCO1 pin.
|
||||
*/
|
||||
#if !defined(STM32_MCO1SEL) || defined(__DOXYGEN__)
|
||||
#define STM32_MCO1SEL STM32_MCO1SEL_HSI
|
||||
#endif
|
||||
|
||||
/**
|
||||
* @brief MC01 prescaler value.
|
||||
* @note The default value outputs HSI clock on MC01 pin.
|
||||
* @brief MCO1 prescaler value.
|
||||
* @note The default value outputs HSI clock on MCO1 pin.
|
||||
*/
|
||||
#if !defined(STM32_MCO1PRE) || defined(__DOXYGEN__)
|
||||
#define STM32_MCO1PRE STM32_MCO1PRE_DIV1
|
||||
#endif
|
||||
|
||||
/**
|
||||
* @brief MC02 clock source value.
|
||||
* @note The default value outputs SYSCLK / 5 on MC02 pin.
|
||||
* @brief MCO2 clock source value.
|
||||
* @note The default value outputs SYSCLK / 5 on MCO2 pin.
|
||||
*/
|
||||
#if !defined(STM32_MCO2SEL) || defined(__DOXYGEN__)
|
||||
#define STM32_MCO2SEL STM32_MCO2SEL_SYSCLK
|
||||
#endif
|
||||
|
||||
/**
|
||||
* @brief MC02 prescaler value.
|
||||
* @note The default value outputs SYSCLK / 5 on MC02 pin.
|
||||
* @brief MCO2 prescaler value.
|
||||
* @note The default value outputs SYSCLK / 5 on MCO2 pin.
|
||||
*/
|
||||
#if !defined(STM32_MCO2PRE) || defined(__DOXYGEN__)
|
||||
#define STM32_MCO2PRE STM32_MCO2PRE_DIV5
|
||||
|
|
|
@ -582,32 +582,32 @@
|
|||
#endif
|
||||
|
||||
/**
|
||||
* @brief MC01 clock source value.
|
||||
* @note The default value outputs HSI clock on MC01 pin.
|
||||
* @brief MCO1 clock source value.
|
||||
* @note The default value outputs HSI clock on MCO1 pin.
|
||||
*/
|
||||
#if !defined(STM32_MCO1SEL) || defined(__DOXYGEN__)
|
||||
#define STM32_MCO1SEL STM32_MCO1SEL_HSI
|
||||
#endif
|
||||
|
||||
/**
|
||||
* @brief MC01 prescaler value.
|
||||
* @note The default value outputs HSI clock on MC01 pin.
|
||||
* @brief MCO1 prescaler value.
|
||||
* @note The default value outputs HSI clock on MCO1 pin.
|
||||
*/
|
||||
#if !defined(STM32_MCO1PRE) || defined(__DOXYGEN__)
|
||||
#define STM32_MCO1PRE STM32_MCO1PRE_DIV1
|
||||
#endif
|
||||
|
||||
/**
|
||||
* @brief MC02 clock source value.
|
||||
* @note The default value outputs SYSCLK / 4 on MC02 pin.
|
||||
* @brief MCO2 clock source value.
|
||||
* @note The default value outputs SYSCLK / 4 on MCO2 pin.
|
||||
*/
|
||||
#if !defined(STM32_MCO2SEL) || defined(__DOXYGEN__)
|
||||
#define STM32_MCO2SEL STM32_MCO2SEL_SYSCLK
|
||||
#endif
|
||||
|
||||
/**
|
||||
* @brief MC02 prescaler value.
|
||||
* @note The default value outputs SYSCLK / 4 on MC02 pin.
|
||||
* @brief MCO2 prescaler value.
|
||||
* @note The default value outputs SYSCLK / 4 on MCO2 pin.
|
||||
*/
|
||||
#if !defined(STM32_MCO2PRE) || defined(__DOXYGEN__)
|
||||
#define STM32_MCO2PRE STM32_MCO2PRE_DIV4
|
||||
|
|
|
@ -73,6 +73,8 @@
|
|||
*****************************************************************************
|
||||
|
||||
*** 16.1.5 ***
|
||||
- HAL: Fixed wrong comments and indent in STM32F4xx and STM32F7xx
|
||||
hal_lld.h (bug #746).
|
||||
- HAL: Removed wrong SAI masks in STM32F4xx hal_lld.h (bug #745).
|
||||
- HAL: Fixed wrong mask placement in STM32F4xx hal_lld.h (bug #744).
|
||||
- HAL: Fixed wrong indent in STM32F4xx hal_lld.h (bug #743).
|
||||
|
|
Loading…
Reference in New Issue