h7 sdmmc clocking
This commit is contained in:
parent
977850e2b4
commit
714c190093
|
@ -115,7 +115,7 @@
|
|||
#define STM32_PLL2_FRACN_VALUE 0
|
||||
#define STM32_PLL2_DIVP_VALUE 10
|
||||
#define STM32_PLL2_DIVQ_VALUE 12
|
||||
#define STM32_PLL2_DIVR_VALUE 2
|
||||
#define STM32_PLL2_DIVR_VALUE 20
|
||||
#define STM32_PLL3_ENABLED TRUE
|
||||
#define STM32_PLL3_P_ENABLED TRUE
|
||||
#define STM32_PLL3_Q_ENABLED TRUE
|
||||
|
@ -155,7 +155,7 @@
|
|||
#define STM32_STOPWUCK 0
|
||||
#define STM32_RTCPRE_VALUE 8
|
||||
#define STM32_CKPERSEL STM32_CKPERSEL_HSE_CK
|
||||
#define STM32_SDMMCSEL STM32_SDMMCSEL_PLL1_Q_CK
|
||||
#define STM32_SDMMCSEL STM32_SDMMCSEL_PLL2_R_CK
|
||||
#define STM32_QSPISEL STM32_QSPISEL_HCLK
|
||||
#define STM32_FMCSEL STM32_QSPISEL_HCLK
|
||||
#define STM32_SWPSEL STM32_SWPSEL_PCLK1
|
||||
|
|
Loading…
Reference in New Issue