rusefi
/
bldc
mirror of https://github.com/rusefi/bldc.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity
508 Commits 2 Branches 0 Tags 84 MiB
Commit Graph

2 Commits

Author SHA1 Message Date
Marcos Chaparro f8279e4583 Axiom: Add FPGA image 
Signed-off-by: Marcos Chaparro <mchaparro@powerdesigns.ca>
 2019-10-29 09:43:06 -03:00
Marcos Chaparro 1d08745376 Axiom control board support 
Rename paltatech naming to Axiom.

For safety set Axiom default max input voltage to 0.0V so it can not run a
motor without mc_conf being explicitly configured by the user.

Signed-off-by: Marcos Chaparro <mchaparro@powerdesigns.ca>
 2019-04-27 08:21:46 -03:00