Go to file
bsdevlin a253e9e2cb UART wrapper 2019-04-04 13:36:15 -04:00
bittware_xupvvh UART wrapper 2019-04-04 13:36:15 -04:00
ip_cores Bug fix for multiplier and top level secp256k1 final testbenches working 2019-03-26 13:39:30 -04:00
zcash_fpga updates to top level 2019-03-28 15:27:19 -04:00
.project Initial files for the Blake2B core 2019-02-12 00:07:18 +08:00
LICENSE Create LICENSE 2019-02-15 01:24:46 -05:00
README.md Update readme file 2019-02-19 09:32:24 -05:00

README.md

zcash-fpga

Repo for Zcash FPGA projects code and documents.

Overview

These have been designed targetted for Xilinx boards (US+) and therefore contain Xilinx-specific IP.

zcash_verif

This is the top level for the Zcash verification FPGA board. It targets both Xilinx Virtex UltraScale+ FPGA VCU118 Evaluation Kit, and Amazon EC2 F1 Instances.

Architecture document is here

ip_cores

These contain custom IP cores used in the projects in this repo.

  • blake2b - A simple implementation of blake2b and a pipline-unrolled version for high performance.
  • common - Packages and interfaces that are shared.
  • fifo - Fifo implementations
  • parsing - Blocks for parsing/processing streams, as well as testbench files.