Fixed bug 3503490.
git-svn-id: svn://svn.code.sf.net/p/chibios/svn/branches/stable_2.4.x@4192 35acf78f-673a-0410-8e92-d51de3d6d3f4
This commit is contained in:
parent
ec70eb072b
commit
768e94ade8
|
@ -190,7 +190,7 @@ void stm32_clock_init(void) {
|
|||
|
||||
#if STM32_ACTIVATE_PLLI2S
|
||||
/* PLLI2S activation.*/
|
||||
RCC->PLLI2SCFGR = STM32_PLLI2SR_VALUE | STM32_PLLI2SN_VALUE;
|
||||
RCC->PLLI2SCFGR = STM32_PLLI2SR | STM32_PLLI2SN;
|
||||
RCC->CR |= RCC_CR_PLLI2SON;
|
||||
while (!(RCC->CR & RCC_CR_PLLI2SRDY))
|
||||
; /* Waits until PLLI2S is stable. */
|
||||
|
|
|
@ -192,7 +192,7 @@ void stm32_clock_init(void) {
|
|||
|
||||
#if STM32_ACTIVATE_PLLI2S
|
||||
/* PLLI2S activation.*/
|
||||
RCC->PLLI2SCFGR = STM32_PLLI2SR_VALUE | STM32_PLLI2SN_VALUE;
|
||||
RCC->PLLI2SCFGR = STM32_PLLI2SR | STM32_PLLI2SN;
|
||||
RCC->CR |= RCC_CR_PLLI2SON;
|
||||
while (!(RCC->CR & RCC_CR_PLLI2SRDY))
|
||||
; /* Waits until PLLI2S is stable. */
|
||||
|
|
|
@ -99,6 +99,7 @@
|
|||
- FIX: Fixed STM32 ICUD8 not functional because wrong initialization (bug
|
||||
3508758).
|
||||
- FIX: Fixed chMBFetchI does not decrement mb_fullsem (bug 3504450).
|
||||
- FIX: Fixed STM32 PLLI2S initialization error (bug 3503490).
|
||||
- FIX: Fixed USART3 not working on STM32F2/F4 UART driver (bug 3496981).
|
||||
- FIX: Fixed stack misalignment on Posix-MacOSX (bug 3495487).
|
||||
- FIX: Fixed STM8S HSI clock initialization error (bug 3489727).
|
||||
|
|
Loading…
Reference in New Issue