.. |
CAN
|
Rename STM32 to GD32
|
2021-04-06 13:38:23 +02:00 |
DAC
|
Rename STM32 to GD32
|
2021-04-06 13:38:23 +02:00 |
DMA
|
Rename STM32 to GD32
|
2021-04-06 13:38:23 +02:00 |
GPIO
|
Rename STM32 to GD32
|
2021-04-06 13:38:23 +02:00 |
I2C
|
Rename STM32 to GD32
|
2021-04-06 13:38:23 +02:00 |
OTG
|
Rename STM32 to GD32
|
2021-04-06 13:38:23 +02:00 |
RTC
|
Rename RTC registers
|
2021-04-06 13:38:22 +02:00 |
SPI
|
Rename STM32 to GD32
|
2021-04-06 13:38:23 +02:00 |
TIM
|
Rename STM32 to GD32
|
2021-04-06 13:38:23 +02:00 |
USART
|
Rename STM32 to GD32
|
2021-04-06 13:38:23 +02:00 |
xWDG
|
Rename STM32 to GD32
|
2021-04-06 13:38:23 +02:00 |
gd32_isr.c
|
Revert "remove 5..9 handler"
|
2021-04-06 13:38:22 +02:00 |
gd32_isr.h
|
Renumber CAN peripherals to start from 0
|
2021-04-06 13:38:22 +02:00 |
gd32_rcu.h
|
Rename STM32 to GD32
|
2021-04-06 13:38:23 +02:00 |
gd32_registry.h
|
Renumber ADC peripherals to begin at 0
|
2021-04-06 13:38:22 +02:00 |
gd32vf103.h
|
Rename STM32 to GD32
|
2021-04-06 13:38:23 +02:00 |
hal_adc_lld.c
|
Renumber ADC peripherals to begin at 0
|
2021-04-06 13:38:22 +02:00 |
hal_adc_lld.h
|
Renumber ADC peripherals to begin at 0
|
2021-04-06 13:38:22 +02:00 |
hal_efl_lld.c
|
Rename STM32F1xx -> GD32VF103
|
2021-04-06 13:38:22 +02:00 |
hal_efl_lld.h
|
Rename STM32F1xx -> GD32VF103
|
2021-04-06 13:38:22 +02:00 |
hal_lld.c
|
Add SystemCoreClock again
|
2021-04-06 13:38:23 +02:00 |
hal_lld.h
|
Rename STM32 to GD32
|
2021-04-06 13:38:23 +02:00 |
platform.mk
|
Rename ADC registers
|
2021-04-06 13:38:22 +02:00 |