PentHertz
/
srsLTE
mirror of https://github.com/PentHertz/srsLTE.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity
8,640 Commits 3 Branches 23 Tags 67 MiB
Commit Graph

8640 Commits

Author SHA1 Message Date
Ismael Gomez 7839ab09dc Add RLF-Reportv9 to srsUE 2021-08-23 16:34:33 +02:00
Francisco Paisana a366982e06 sched,nr: fix derivation of RAR window 2021-08-20 18:54:28 +02:00
Francisco Paisana e896ac49e8 adt: create split optional span view to be used for C-array types 2021-08-20 14:30:19 +02:00
Francisco Paisana d616e46936 adt: allow choice between static and dynamic optional vector types 2021-08-20 14:30:19 +02:00
Francisco Paisana 1596fcf349 adt: rename optional table to optional array 2021-08-20 14:30:19 +02:00
Francisco Paisana 8c24cfebd3 adt: create data structure type to represent an array of optional fields 2021-08-20 14:30:19 +02:00
Francisco Paisana eb4999a18e lte,pdcp: silence error message when a reconfiguration of a PDCP entity is no-op 2021-08-20 13:30:19 +02:00
Francisco Paisana 9855450a4a sched,nr: use real ra-WindowSize in NR scheduler 2021-08-19 18:08:25 +02:00
David Rupprecht 3217c00cfc Adjusting NAS base security function to 5G 2021-08-19 11:03:06 +02:00
Francisco Paisana 24cbf1a0c1 sched,nr: fix msg3 retransmissions and add it to the sched nr random test. 2021-08-18 14:25:16 +02:00
Francisco Paisana a61d59993f sched,nr: created time-domain round-robin scheduler 2021-08-18 14:25:16 +02:00
Francisco Paisana eecfee365b sched,nr: fix softbuffer dimensioning for NR scheduler. Renamed sched_nr_rb_grid file 2021-08-18 14:25:16 +02:00
Andre Puschmann 4795f57da0 enb,mac: only handle MAC SDUs 2021-08-07 12:33:10 +02:00
Andre Puschmann 824424a858 slot_worker: fix length calculation for PUSCH PDUs 2021-08-07 12:33:10 +02:00
Andre Puschmann 32ab1baeb1 enb,rrc: during NSA activation, remove EUTRA DRB and set MAC logical channel config 2021-08-07 12:33:10 +02:00
Andre Puschmann fc2b6a7fb5 ue,rrc: fail NR reconfiguration if mac-logicalChannelConfig is not present 2021-08-07 12:33:10 +02:00
Andre Puschmann 2e9f487ebc enb,nsa: add missing RLC config and MAC cell group config 2021-08-07 12:33:10 +02:00
Andre Puschmann 9e7852ac83 srsran_asn1_nr: add RLC config to packing test 2021-08-07 12:33:10 +02:00
Andre Puschmann e6d9ec40ef ue,rrc: let RRC reconfig fail when LCID cannot be derived from DRB id 2021-08-07 12:33:10 +02:00
Andre Puschmann 1c3a03cb2b rlc: fix memleak in queue_rx_pdu 
* alternative to #3141
* use byte_buffer as queue element
 2021-08-07 12:31:49 +02:00
faluco deb157daa2 Fix an invalid read lock when mutating the users member map in the rlc class. 
The method rlc::add_user should use a write lock instead since we assert that no user exists before inserting a new one.
 2021-08-05 16:24:10 +02:00
Andre Puschmann 46346d6a9a enb,nr: init RLC and PDCP components 2021-08-05 10:28:29 +02:00
Andre Puschmann c365c16531 gnb_interfaces: inherit from EUTRA interfaces when they are identical 2021-08-05 10:28:29 +02:00
Andre Puschmann 4076338a1b enb: add MAC-NR PCAP 
* use fixed filename until eNB stack layout is decided
 2021-08-05 10:28:29 +02:00
Andre Puschmann c03623863b enb,nsa: fix UL PDU processing 
* remove const from pusch_info() MAC/PHY interface to allow moving unique byte buffer
 2021-08-05 10:28:29 +02:00
Andre Puschmann 10ce25442f rrc_nr: remove redundant configuration of log level 2021-08-05 10:28:29 +02:00
Andre Puschmann 40cabdff08 set DL MCS for NR to 28 2021-08-05 10:28:29 +02:00
Andre Puschmann 08215a85ff enb,nr: handle nullptr return when allocating PDU 2021-08-05 10:28:29 +02:00
Andre Puschmann fc35c0ee51 enb,nsa: fix packing of DL MAC PDUs 
* use byte_buffer_t as interface type for DL PHY-MAC interface
* fix missing clear() for new DL tx
 2021-08-05 10:28:29 +02:00
Andre Puschmann 4a828be39f rlc_am_test: fix reestablishment test 
after changing the retx counting we receive one SDU more than before
 2021-08-04 13:06:38 +02:00
Andre Puschmann 7726acad41 rlc_am_lte: fix counting of retx of entire PDUs and PDU segments 
this patch fixes a bug discovered in a real network where the DL CQI of a
user degraded repidly in very short time. A relativly big RLC PDU that
was still sent with the good CQI in a big grant now needs to be split
across many tiny segments because the CQI degraded so much.

The retx couting for each transmitted segment caused the retx counter to
reach maxRetx quickly.

With this patch we do not increment the retx counter for each transmitted
PDU or segment of a PDU but instead only increment the counter when
a given SN is added to the retx queue. This can happen either:
a) if the SN is negativly acknowledged and was not already on the retx queue,
b) no new data is available for tx and a SN is selected for retx.

This is in accordance with TS 36.322 which handles retx counting in section
5.2.1 according to the above description.
 2021-08-04 13:06:38 +02:00
Xavier Arteaga cba6df3722 Extended NR PHY robustnes against wrong RRC configuration 2021-08-03 17:30:08 +02:00
Xavier Arteaga d518f6da46 Added gNb RRC missing fields 2021-08-03 17:30:08 +02:00
Xavier Arteaga de89e829e7 Added NR PUCCH Resource ASN1 helper 2021-08-03 17:30:08 +02:00
Xavier Arteaga 3ae131b336 gNb creates PUSCH decode PDU 2021-08-03 17:30:08 +02:00
Xavier Arteaga ac39607c22 Add HARQ codebook configuration in GNB RRC 2021-08-03 10:47:40 +02:00
Xavier Arteaga 0ca70e6ad7 Implement enb to gnb number of PRB conversion 2021-08-03 10:47:40 +02:00
Xavier Arteaga 98f29961bc Fix old GCC compilation 2021-08-03 10:46:13 +02:00
Xavier Arteaga 856573b92f Added 4096 symbol size as LTE rate 2021-08-03 10:46:13 +02:00
Xavier Arteaga 6707ec9928 Introduced multiple BW for PHY DL NR test 2021-08-03 10:46:13 +02:00
Xavier Arteaga b728367149 Fix Scheduler NR cell config generator for variable number of PRB 2021-08-03 10:46:13 +02:00
Xavier Arteaga 54e1fe172c Minor NR PHY aesthetical modifications 2021-08-03 10:46:13 +02:00
Xavier Arteaga ce0cd230bb Reduced NR PHY test PDSCH MCS to 27 2021-08-03 10:46:13 +02:00
Xavier Arteaga 956c4f8266 Added PHY NR test TDD FR1.15-1 pattern 2021-08-03 10:46:13 +02:00
Xavier Arteaga dfa323df6b Added 20MHz default configuration 2021-08-03 10:46:13 +02:00
Xavier Arteaga ea802c23f2 Remove PHY lib verbose from test and use byte vector random function 2021-08-03 10:46:13 +02:00
Xavier Arteaga 4bc7df45c6 Added R.PDSCH.2-1.1 TDD reference for NZP-CSI-RS testing 2021-08-03 10:46:13 +02:00
Xavier Arteaga 1b50758bd5 Initial NZP-CSI default configuration from TS38.101-4 2021-08-03 10:46:13 +02:00
Xavier Arteaga 64885a6741 Added PDSCH debug trace in slot worker 2021-08-03 10:46:13 +02:00
Alejandro Leal Conejos 184f51486e Added new line to split the header from the actual code. 2021-08-03 10:37:42 +02:00